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SECTION 1
 
SUMMARY
 
This report describes the design and fabrication of a 20 x 20 Satellite Switched
 
- Time Division Multiple Access (SS-TDMA) IF Switch Matrix for application in a
 
30/20 GHz Communications Satellite. Development of this 3-8 GHz switch matrix
 
utilizing available technology was sponsored by NASA Lewis Research Center as
 
a part of their Advanced Communications Satellite Technology Program. The
 
switch matrix was one of several key technologies requiring development to
 
realize wideband, high capacity satellite communications systems for the 1990's.
 
An assessment in 1980 of switch architecture concluded that the coupled cross­
bar switch matrix, designed with Gallium Arsenide FET (GaAs FET) devices for
 
microwave switching, and with high-speed CMOS LSI logic, for switch crosspoint
 
addressing, were the optimum available technologies for satellite communications
 
switching by 1982. The major decision factors in this assessment were band­
width, switching speed, off-state isolation, and reliability over a ten-year
 
mission life. Following breadboard work, a Proof-Of-Concept (POC) Model was
 
fabricated and tested, to prove feasibility of the concept.
 
A conceptual design study was also completed for a wideband, 100 x 100 switch
 
matrix using forecasted 1987 technology. The study resulted in a switch matrix
 
design concept utilizing a coupled crossbar architecture implemented with Mono­
lithic Microwave Integrated Circuits (Mi'IC). The design consists of a basic
 
building block MMIC, permitting flexible growth, and efficient wraparound
 
redundancy to increase reliability.
 
SECTION 2
 
INTRODUCTION
 
The Switch Matrix Program was subdivided into major tasks. Task I developed a
 
conceptual design of a 20 x 20 Switch Matrix utilizing 1982 technology, whereby
 
Task II pursued a conceptual design of a 100 x 100 Switch Matrix based on
 
projected 1987 Technology.
 
The Task I effort began with an assessment of available 1982 technologies.
 
Architectures were evaluated considering design goal requirements, size, weight,
 
redundancy, and expandable of design to matrices of N x N sizes other than
 
20 x 20. Available microwave switching devices were categorized to switching
 
speed, gain bandwidth product, switching power, and off-state isolation. Con­
trol logic devices were evaluated for switching speed and low power dissipation.
 
An Architecture and Switch Device trade-off was then completed from the findings
 
of the assessment study. The coupled crossbar design was the selected architec­
ture because it offered immunity to single point failures by the use of couplers
 
that isolate the switching devices from the main input and output transmission
 
lines. Redundancy to achieve a desired switch matrix reliability is readily
 
implemented into the coupled crossbar design.
 
The Gallium Arsenide FET (GaAs FET) was the selected device for microwave
 
switching. The GaAs FET provides high speed switching, low power switching
 
drive signals, gain, wide bandwidth, and good off-state isolation.' For the
 
logic control circuits, custom designed CMOS LSI devices were selected as the
 
desired technology. It offers high speed switching, low power dissipation,
 
high reliability, and high density packaging.
 
A parametric trade-off study was then undertaken to develop the concepts of the
 
first two studies. An in-depth analysis of the selected architecture indicated
 
the flexibility and expandability of the row and column channel packaging con­
cept. Redundant channel modules could readily be provided to improve relia­
bility of the switch matrix with the design approach. This concept appeared
 
to be feasible for large (20 x 20) switch matrices as well as small ( 3 x 3)
 
matrices. Packaged GaAs FETs were selected mainly to eliminate hermetic sealing
 
of the row and column channels.
 
Sample GaAs FET devices were obtained from various suppliers and were tested
 
and evaluated for use in the switch matrix design. Dexcel supplied the best
 
devices to meet the switch matrix requirements at that period of time. How­
ever, future surveillance of device suppliers should be maintained, because
 
much research is being pursued in the manufacturing of high speed, low power
 
GaAs FET devices.
 
A conceptual design of a 20 x 20 Switch Matrix was. then completed using the
 
previous studies as a basis of the design. Reliability analysis (Task VIII)
 
of the design indicated that five wraparounds would be a conservative estimate
 
in order to have all input and outputs operating over the duration of a
 
ten year mission.
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Reliability analysis also concluded that a 32 bit address code for, the logic
 
control functions provided an optimum reliability figure. A scheme was
 
developed to update three switch matrix crosspoints with one 32 bit code.
 
To update the'full 20 x 20 matrix including five wraparounds, nine data trans­
fers of the 32 bit code would be required. Matrices of smaller size would
 
require less than nine data transfers. The control logic design included an
 
approach for LSI implementation.
 
As a result of the 1982 technology study, a 5 x 5 Breadboard Switch Matrix
 
(Task III) was fabricated and tested. The matrix was the mechanical size of
 
a 5 x 5; however, to prove feasibility of the conceptual design while minimizing
 
costs, only nine of the possible twenty-five crosspoints were populated. The
 
average switch crosspoint bandwidth measured 2.0 GHz and switching speed
 
measured 12 nsecs. The problems experienced were an out of spec input and
 
output mainline VSWR, and an average switch crosspoint insertion loss of 17 db
 
versus the design goal of 15 db. Off-state isolation, a major concern during
 
the study phase, was found not to be a problem. In general, the breadboard
 
results indicated that the conceptual switch matrix design was feasible.
 
A proof-Of-Concept (POG) Model design (Task V) was next to be completed. Based
 
on the breadboard test results, a gain bandwidth trade-off was made to permit
 
meeting the design goal requirements of 1 GHz minimum bandwidth and 15 db min­
imum insertion loss. A solution was also incorporated to eliminate the VSWR
 
problem. The POC model was designed as a 20 x 20 matrix with one wraparound;
 
however, sixty-one carefully selected switch crosspoints (including the wrap­
around) rather than four hundred and forty were populated in order to reduce
 
cost but prove feasibility of the design. Due to cost and schedule limitations
 
the control logic design was implemented by discrete devices rather than the
 
recommended CMOS LSI approach.
 
Special Test Equipment was designed to simulate an on-board spacecraft com­
puter. The Special Test Set provides a 32 bit digital code sent to either a
 
manual or automatic mode to the Switch Matrix. The 32 bit code provides cross­
point (row, column) addressing information. Used with an external word gen­
erator, the test set operating in the automatic mode can accommodate sixteen
 
different switch matrix configurations and provide a variable routing sequence
 
that would closely simulate a SS-TDMA system. Operating DC voltages for the
 
Switch Matrix are also provided by the test equipment.
 
During Task VI, the POC model and Special Test Equipment were fabricated.
 
Expandability of the POC model design was proven by going from the 5 x 5
 
breadboard model to the 20 x 20 POC model. Test fixtures were also designed
 
and fabricated to tune and test the microwave switch crosspoints.
 
Testing and data analysis of the P0C model took place during Task VII. Most
 
of the microwave measurements were made using a Hewlett Packard Automatic
 
Network Analyzer. Noise figure, intermod distortion, and switching speed
 
measurements were accomplished with manually operated test equipment. The
 
switch matrix was tested in accordance to the POC Top Level TEst Plan developed
 
during Task IV. A statistical analysis of the data was completed and has pro­
vided confidence, tolerance, and prediction limits of all the measured param­
eters in order to evaluate what the POC model performance would be if all four
 
hundred and forty switch crosspoints had been fabricated. A detailed analysis
 
of the POC model test results will be found in a subsequent section of this
 
report.
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Task II studies of a 100 x 100 switch matrix utilizing projected 1987 tech­
nologies, evaluated a conceptual design of an IF Switch Matrix for operation
 
in the 3.0 - 8.0 GHz frequency band, and a second conceptual design of a
 
switch matrix operating at Baseband. Both studies followed the same format
 
of first evaluating projected Architectures and Switch Devices for 1987 imple­
mentation, followed by a detailed parametric tradeoff analysis. In both cases,
 
the partitioned coupled crossbar matrix was selected as the most desirable
 
architecture. For the IF design an MSI GaAs MESFET was the selected device
 
technology. The microwave switch elements and control logic elements would be
 
integrated into a subassembly matrix (typically 12 x 12) fabricated with Mono­
lithic Microwave Integrated Circuits (MMIC) using the GaAs.MESFET technology.
 
The baseband design would be similar except that CMOS/SOS would be used for
 
the integrated switching and control logic elements. A Final Design Concept
 
was then completed for the IF and Baseband Switch Matrices.
 
A Switch Matrix comparison was then completed. The first comparison evaluated
 
the 100 x 100 IF Switch Matrix to the 100 x 100 Baseband Switch Matrix.
 
Comparisons were made in terms of functional performance, scaleability, relia­
bility, weight, volume, power consumption, and projected costs. The baseband
 
switch included modems required for IF/baseband translation. The IF Switch
 
Matrix design was selected as the most desirable approach. A second comparison
 
was then completed between the 1987 100 x 100 IF Switch Matrix design to 
a
 
scaled up version of the 1982 20 x 20 IF Switch Matrix design. A 1982 discrete
 
component 100 x 100 Switch Matrix was rejected for large scale switching due
 
to the extreme weight and size penalty versus the-smaller 1987 MM C design. A
 
conclusion of the Task II study was that future large scale switching would'be
 
most feasible at microwae IF frequencies, implemented'with GaAs MMIC Technology.
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SECTION 3
 
1982 20 x 20 IF SWITCH MATRIX
 
The purpose of the IF Switch Matrix Design subtask-is to complete the concep­
tual design of a 20 x 20.SS-TDMA IF Switch Matrix. The design to be presented
 
is based on the results of studies that included a technology assessment,
 
architecture and switch device trade-off, and parametric trade-off analyses.
 
The concepts incorporated in the design utilize 1982 technologies.
 
3.1 IF SWITCH DESIGN
 
The general concept of the coupled crossbar is shown in Figure 3.1 and cross­
point design is given in more detail in Figure 3.2. A two stage switching
 
amplifier is loosely coupled to the input and output lines. The loose cou­
pling will maintain the input and output VSWR's,within specification. For the
 
15 dB coupler used in this design as many as 20 perfect shorts can be toler­
ated on any coupled line without exceeding the specification of a 1.2:1 VSWR.
 
The quarter wave directional couplers are centered at the upper end of the
 
2.5 GHz (i.e., X/4 @ 7.5 GHz) bandwidth so that the low frequency rolloff
 
of the couplers will compensate in part for the 2 stage FET amplifiet rolloff.
 
Each coupler will contribute slightly more than I dB of rolloff compensation
 
over the 5-7.5 GHz band.
 
In order to meet the insertion loss requirements of 15 dB maximum, a two stage
 
dual gate GaAs FET switching amplifier is employed. The predicted performance
 
from the preliminary modeling of'the dual gate FET indicates that the forward
 
gain will be at least 20 dB over the 5-7.5 GHz band with more than 40 dB of
 
"OFF" state isolation. The input and output matching circuits reduce the VSWR
 
and enable the amplifier to provide the required gain. The interstage matching
 
network has the added requirement of providing most of, the amplifier rolloff
 
compensation. Incorporated into the interstage design is the mechanical inter­
connect which must have low insertion loss and VSWR and high isolation from
 
crosstalk in order for the total crosspoint to meet the overall switch matrix
 
requirements. The GaAs FET will require gate voltage levels of 0 and'-4 volts
 
for ON/OFF switching which are provided by the logic driver circuitry.
 
The controlled gates are commanded to an amplifier "ON" state when the cross­
point is activated. The two stages are operated in the pinched off state when
 
the subject input/output path is to remain in the "OFF" state. Figure 3.2
 
indicate's the signal flow through crosspoint. The logic'commands are eparately
 
decoded to each amplifier stage in-a redundant scheme,. to reduce the probability
 
of an uncommanded crosspoint closure.
 
The switch circuit is comprised of lumped constant elements and transmission
 
line elements implemented on 0.025" thick Alumina substrates. The microstrip
 
circuit topology is etched to form gold conductor patterns, arranged to provide
 
component-elements which form matching networks for the switching devices. The
 
switching devices are packaged dual-gate GaAs FET's biased to provide acceptable
 
gain in the "ON" state. The circuit topology and switching device were selected
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to provide gain of 15 dB in the ON 'stateand isolation approaching 60 dB in
 
the OFF state,. The division of the switch circuit into two separate modules
 
located on opposite sides of an interface mounting plate is an important
 
feature in attaining the high isolation "OFF" state performance.
 
The interface between input and output modules of a crosspoint is made through
 
a connector insert in each module. The actual connection occurs within
 
the mounting plate; the outer conductor by'resilient conductive contacts and
 
the center conductors via a male-to-male pin.
 
The directional coupler was chosen as the circuit element to provide immunity
 
to single point failure of a crosspoint. The coupling value designated to be
 
15 dB is dependent upon the level of gain achieved over the specified bandwidth,
 
using two amplifier stages. This, selection is a tradeoff to achieve the
 
specified value of switch matrix insertion loss of 15 dB.
 
The directional coupler circuit is separated from t~e switching,amplifier por­
tion by a wall in order-to preclude the existence-of waveguide modes and thereby
 
compromising the OFF state isolation performance. The concept of the wall
 
separation allows maximum allocation of space for the amplifier matching
 
circuitry.
 
The allocation of space (0.575" x 0.600" per amplifier'stage) is sufficient for
 
matching circuit topology. The' design has separated the amplifier stages into
 
input and output substrate areas of 0.250" x 0.600". A mounting rail (0.075"
 
width) for the GaAs FET grounding is machined on the Kovar carrier.
 
3.2 IF FREQUENCY
 
The-switch matrix IF frequency was selected to be as high as possible within
 
the constraints of minimum zrosspoint spacing and switching device isolation.
 
In the proposed design,"the method of module packaging limits the maximum fre­
quency due to a 0.585" minimum dimension between coupler crosspoints. Another
 
consideration favoring a high IF frequency is the requirement to achieve wide
 
bandwidth. Thus it is necessary to push the upper frequency limit to keep the
 
percentage bandwidth low with a,consequent reduction of mismatch losses.
 
The IF frequency was selected at 5 - 7.5 GHz for the 2.5 GHz bandwidth design
 
goal, and 5.75 - 6.75 for the specified 1 GHz bandwidth.
 
3.3 SCHEMATIC
 
The schematic of a two stage RF circuit is given in Figure 3.3. The represen­
tation of distributed circuitry is given as a block with an impedance and
 
element length computed for a dielectric constant of 9.8. The circuit shown
 
was designed to use a Dexcel 2703AP7,0 GaAs FET device bonded in a cascade
 
configuration (second gate internally grounded).
 
.The lumped elements of the circuit are either etched as part of the circuits
 
in the case of resistors, or are attached by reflow soldering to the appro­
priate circuit pad in a separate operation. The capacitors are single layer
 
chips bonded with low inductance ribbon. The resistors etched as part of the
 
conductor pattern are formed in a tantalum nitride metalization and are
 
passivated through the formation of a tantalum pentoxide over-layer.
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Figure 3.3. Two Stage Circuit Schematic
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3.4 CONTROL LOGIC DESIGN OF POOR QUALITY 
A block diagram of the control Logic is illustrated in Figure 3.4, and the logic
 
control format in Figure 3.5.
 
The command data is organized as a 32 bit parallel word with a read pulse re­
quired to store the decoded data in the update memory (see Figure 3.6 for the
 
data format definition).
 
Each input/output command pair address is decoded by one of the three 5:25 row
 
and three column decoders. The decoded data is OR'd and routed to the appropri­
ate update memory cell. The update memory is thug programmed during the dwell
 
interval for the next desired matrix state.
 
The reconfiguration or execute pulse transfers the contents of the update memory
 
to the matrix configuration memory. A high speed driver circuit buffers the RF
 
switch amplifier from the matrix configuration memory. The matrix configuration
 
memory contains the current commanded network pattern.
 
The control logic is organized in terms of controlling a I x 25 segment of the
 
matrix. This permits possible utilization of a single custom LSI containing
 
the control functions of the 1 x 25 sub-matrix. The control logic LSI would
 
contain the decoding logic and the update configuration memory, and as such pro­
vides a logical compatible partitioning of the system.
 
The matrix configuration memory and the'RF switch interface drivers may be
 
packaged as another custom LSI . The present concept is to incorporate five
 
latch/drivers into a smaller package so that the RF switch-latch/driver inter­
face path, hence delays, can be minimized.
 
The'control logic circuitry for column decoding consists basically of three
 
5 to 25 decoders and a 25 bit memory cell. The outputs of the three decoders
 
are OR'd and the result stored in the update memory by the read pulse associ­
ated with the data transfer.
 
The row decoding scheme is similar but does not require the memory feature.
 
The three 5 to 25 row decoders simply provide a sixth input, an enable, to the
 
column decoders.
 
After completion of the necessary assignments for the next desired network
 
pattern, the data is transferred from the update memory to the matrix config­
uration memory (high speed latch driver) and subsequently switches the RF
 
amplifier upon receipt of the reconfiguration pulse.
 
The logic diagram, Figure 3.7, of the digital control unit illustrates the de­
coding -function that would comprise a row or a column decoder. The column logic
 
is slightly more complex than the row logic as it requires an ORing function and
 
memory to store the results in addition to the decoding network.
 
The logic diagram illustrates the row decoder in its simplest form. It decodes
 
the three bits of data into five of the eight possible states. The decoded row
 
output enables one of five column decoders.
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The data field.to the enabled column decoder selects the memory cell in that
 
column to be activated. The accompanying read pulse clocks the data into the
 
flip-flop thereby completing the crosspoint selection for a data transfer.
 
The logic schematic in Figure 3.7 indicates the logic for a 5 x 5 matrix. The
 
logic circuitry is repeated to achieve a full 20 x 20 switch matrix with re­
dundancy.
 
For a 20 x 20 matrix with five wraparound redundancy, nine data transfers con­
sisting of three crosspoint selections per transfer are required to completely
 
rearrange the entire matrix per the data format illustration Figure 3.6.
 
3.5 LOGIC CIRCUIT INTEGRATION
 
The control logic as described above can be partitioned into two LSI devices
 
for development of the POC model. The basic decoding logic and its associated
 
update memory constitute one LSI while the second is comprised of the latch/
 
drivers circuitry needed to provide the matrix configuration memory and RF
 
switch interface functions.
 
3.5.1 Decoding and Update Logic LSI
 
The 1 x 25 sub-matrix organization provided a convenient "building block" for
 
the decode logic and its required update memory. The number of inputs, outputs,
 
and logical functions needed blend into a suitable 48 pin custom LSI utilizing
 
CMOS-bulk technology.
 
3.4.2 Special Geometry Latch/Driver LSI
 
The matrix configuration memory which basically breaks down to be a latch/
 
driver combination is presently conceived to be another LSI utilizing CMOS­
bulk techniques. The need to minimize system propagation delays, hence line
 
lengths and capacitances, dictates that the latch/driver network be positioned
 
as close as possible to its associated RF amplifier switch control. Ideally a
 
one for one relationship would allow the latch/driver to be located almost
 
directly behind the RF network it controls, hence the shortest lead length
 
possible is obtained. Practically, it is not the best situation for signal
 
distribution of the clock pulse required to interface with all matrix config­
uration memory devices. Each clock input of the matrix configuration memory
 
adds to the propagation delay because of the increase in line length and
 
associated capacitances. The compromise design solution is to package five
 
latch-drivers circuits and a clock buffer on a special geometry custom LSI.
 
The two basic LSI components that comprise the control logic are integrated
 
into the 1 x 25 building block as illustrated in Figure 3.8.
 
3.6 PACKAGING DESIGN
 
The 20 x 20 coupled crossbar matrix is made up of three basic components.
 
These components are:
 
1. Channel Modules
 
2. Mounting Plate
 
3. Interfacing Circuitry Modules
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Forty (40) channel modules (20 input and 20 output), two (2) interfacing cir­
cuitry modules and one (1) mounting plate make up the 20 x 20 switch matrix.
 
This 	arrangement is illustrated in Figure 3.9.
 
As can be seen, the channel modules are of an I-Beam type construction. This
 
design was chosen for the following reasons:
 
1. 	 It forms a very rigid structure
 
2. 	 It forms a partition between RF and logic circuits.
 
3. 	 It allows the RF circuits to be close enough to the logic circuits
 
so that interfacing the two is not & problem.
 
The partition formed by the I-Beam design provides two chambers. One chamber
 
will house a string of twenty (20) RF switching circuits and the other chamber
 
will contain a PC board to mount the accompanying logic. Input and output of
 
the modules is through an RF connector mounted to the front wall. Logic inter­
facing circuitry is wired to the module logic board through a connector mounted
 
on the rear wall as shown in Figure 3.9.
 
The mounting plate serves as a mounting surface for the modules and also as a
 
mounting fixture for the overall matrix. The input and output modules are
 
assembled on the mounting plate at 900 to each other and are bolted, to the
 
plate, at front and rear. The interfacing circuitry will be mounted to the
 
plate adjacent to the rear of the modules. This allows the most efficient use
 
of space and also minimum cable lengths as shown in Figure 3.9. The mounting
 
of these modules as described above forms a very solid structure while also
 
allowing any individual module to easily be removed for repair or replacement.
 
In this design, the mounting plate is structured to support the interfacing
 
modules and to act as a-mounting fixture for the entire switch matrix. The
 
mounting plate concept results in a significant weight reduction. It elimin­
ates the need of a larger and heavier housing.
 
The interface logic circuitry modules contain printed circuit board plug-in
 
connectors on one side and mounting provisions on the adjacent side. This
 
allows the modules to be mounted with a minimum cable.length to the channel
 
modules.
 
Each 	channel module is approximately 13" long x 0.6" wide x 1.6" high; with
 
space allocated for the interfacing circuitry, thebverall size and weight of
 
the 20 x 20 matrix becomes 16" long x 16" wide x 3.4" high. Weight of the
 
structure will be approximately 35 lbs. With redundancy included, 5 wrap­
arounds, the overall matrix dimensions increase to 19" long x 19" long x 3.4"
 
high at a weight of 40 pounds.
 
A cutaway view showing the RF circuit side of the channel module is illustrated
 
in Figure 3.10. This is the basic design for the 20 x 20 switch matrix. The
 
same pattern is extended to accommodate 20 RF circuits.
 
Each RF circuit consists of three substrates which includes a coupler, GaAs
 
FET, and FET circuitry. The substrates are mounted on a Kovar carrier which
 
separates the coupler from the FET circuitry as shown in Figure 3.11. The
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usable coupler area is 0.3" x 0*.585" and the usable FET circuit area is 0.6" x
 
0.585". Interconnection of the coupler and FET circuit is through an RF feed­
through which is bonded in an opening milled in the Kovar wall. The Kovar
 
carrier is mounted to the channel module at the top and bottom mounting feet.
 
Input to the coupler is accomplished by means of an RF connector which is mounted
 
on the corner of the channel module. Output of the BET circuit is through a 50
 
ohm interconnect, located in the lower right hand corner of the amplifier assem­
bly. The interconnects are placed into counterbored holes, in the base of the
 
channel module, and secured with press fit retaining rings. The interconnect
 
extends from the base of the module so that positioning in the mounting plate
 
will be simplified. This design allows the upper and lower modules to mate
 
within the mounting plate and thus reduces the amount of play between the two
 
interconnects.
 
Interfacing between the RF circuits and the logic circuits is accomplished by
 
bringing wires from the logic circuit through holes drilled in the partitioning
 
wall, and terminating at pads on the FET circuit.
 
The logic circuit side of the channel module consists of a printed circuit board
 
which spans the entire module length, and a 32 pin connector wired to the PC
 
board. The connector mounts on the channel module back wall, and allows con­
nection to the external interface dircuitry.
 
3.7 RELIABILITY
 
This section presents the results of the reliability analyses that have been
 
completed relative to the 20 x 20 IF switch matrix.
 
If no redundancy is employed within the switch matrix, the probability that any
 
one of n inputs can be connected to any one of n outputs at any time during a
 
ten (10) year mission is calculated as follows:
 
N
=R
P 
s 
where P = Probability of success
 
N = Number of crosspoints (n2
 
-T
 
R = e = Probability of success of one crosspoint
 
T = 87600 hours (10 years) 
X = Failure rate of a crosspoint 
This matrix, for n = 20 and with no redundancy included, will result in a low
 
probability of mission success (0.30065 for ten years for an assumed crosspoint
 
reliability of 0.997). To increase this probability of mission success, redun­
dancy is incorporated using the "wraparound" technique as illustrated in Figure
 
3.12.
 
To assess the reliability of the IF switch matrix using the "wraparound" tech­
nique for redundancy, the following guidelines and/or assumptions were used:
 
1. For success any input can be connected to any output at any time.
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2. 	 Mission life is 10 years.
 
3. 	 Two crosspoints in a wraparound can be activated to connect an input
 
to an output if its crosspoint fails to close.
 
4. 	 No single failure in a crosspoint results in either a short between
 
an input an output line, or a short to ground on an'input or output
 
line.
 
5. 	 One wraparound (two crosspoints) can successfully connect an input to
 
any output if one or all crosspoints fail to close on an input row
 
or one or all crosspoints fail to close on an output column.
 
6. 	 A switchable amplifier is required in each wraparound to compensate
 
for loss of signal gain due to coupler loss in the second crosspoint
 
of the wraparound. This amplifier is equivalent to an additional
 
crosspoint for reliability calculations.
 
7. 	 Each input line and each output line requires a coax connector. Each
 
coax connector is a potential single point failure for the overall
 
switch matrix. The probability of success for the overall switch
 
matrix is then calculated -as the probability of success of 40 coax
 
connectors times the probability of success of the switching matrix.
 
8. 	 The probability of success of the switch matrix was calculated by
 
using a truth table.
 
3.8 	 RESULTS OF RELIABILITY TRADE STUDIES
 
During the initial design stages, reliability trade studies were conducted.
 
The results of these studies has shown that the optimum design for a 20 x 20
 
IF switch matrix based on weight, power consumption and reliability is one that
 
contains:
 
1. 	 Five wraparounds for redundancy.
 
2. 	 Separate IC logic to control each GaAs FET switch in a crosspoint,
 
to eliminate single point failures.
 
3. 	 The optimum building block for the switchingdogic (to control the
 
switch of each crosspoint) when considering the IC packaging com­
plexity and output pins, is a 1 x 25 matrix. The use of 25 of these
 
building blocks readily provides a 20 x 20 switch matrix with 5
 
wraparounds.
 
4. 	 A 32 bit interface method of decoding the input logic to control the
 
switches of a crosspoint.
 
The reliability success diagram and the predicted relabilitvy for a 20 x 20 IF
 
switch matrix is shown on Figure 3.13. The overall probability of success for
 
the IF switch matrix is limited by the forty non-redundant coax input and output
 
connectors.
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3.9 CONCLUSIONS
 
A 20 x 20 IF switch matrix containing five wraparounds and controlled by a 32
 
bit interface logic is the optimum design. This optimum design will provide
 
an IF switch matrix that has a 0.97992 probability of success for ten years
 
with only the input and output coax connectors as potential single point
 
failures.
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SECTION 4
 
BREADBOARD DEVELOPMENT
 
A Breadboard Development Task was undertaken to prove feasibility of the tech­
nical concepts developed during the Task I Switch Matrix Design study. Indi­
vidual microwave couplers were first evaluated prior to fabrication and test of
 
a cascade of five couplers. A single stage, followed by a two stage GaAs FET
 
switch/amplifier design was then evaluated. A test fixture to verify the
 
performance of the two stage switch/amplifier interconnect system was completed.
 
Test results of a fully integrated microwave switch crosspoint was then evaluated
 
(Figure 4.1).
 
In order to minimize breadboard costs, it was elected to build a 5 x 5 switch
 
matrix mechanical model, but populate only nine of the crosspoints with microwave
 
switches as shown in Figure 4.2. The control logic design was evaluated using
 
integrated circuits for all of the design with the exception of the high speed
 
switch drivers which utilized discrete bipolar devices. High speed switch
 
drivers were located at crosspoints 1,1 and 5,1. The balance of the microwave
 
switches were driven with regular TTL devices.
 
A block diagram of the breadboard switch matrix design is shown in Figure 4.3.
 
The only difference between this and, the Task I design was the grounding of Gate
 
2 on both GaAs FETs.- Because of the high output Q of the GaAs FETs, 2.5 GHz
 
bandwidths could not be achieved in.the qomputer design model. By.grounding
 
Gate 2 of the FETs, 2.0 GHz bandwidth was achieved. Figure 4.4 illustrates a
 
block diagram of the control logic. 'Row and Column decorders, and memory cir­
cuits for twenty-five crosspoints were provided for evaluation; however, only
 
nine switch drivers were assembled.
 
A fully populated input row channel module is shown in Figure 4.5. This view
 
shows the microwave integrated circuit (MIC) side of the chahnel assembly. The
 
crosspoint interconnect system is shown on the bottom edge of the channel. A
 
center conductor pin is seated in the one connector at the left side of the
 
assembly. A wire provides the logic drive signal from the reverse side
 
of the channel.
 
The fully integrated breadboard switch matrix is shown in Figure 4.6. The dis­
crete component high speed switch drivers are shown in the logic side of the
 
channel modules. As shown, space was the limiting factor of providing only two
 
high speed switch drivers. This picture also shows the basic structure of the
 
switch matrix. The output column channels are shown on the top of the matrix,
 
the mounting plate in the center, and the input row channels on the bottom.
 
Figure 4.7 shows the two control logic printed wiring boards and the breadboard
 
test box. Toggle switches on the test box ate used to set the switch matrix
 
crosspoint address data.
 
A summary of the breadboard test data is as follows:
 
" IF Frequency 6.25 GHz
 
* Bandwidth 2.0 GHz
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Figure 4.5. Breadboard Channel Assembly
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Figure 4.7. Breadboard Switch Matrix Control Logic and Test Box
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Figure 4.8 shows a data plot from an HP Automated Network Analyzer of a cross­
insertion loss versus frequency over temperature.
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SECTION 5 OF POOR QUALITY 
PROOF OF CONCEPT MODEL DEVELOPMENT
 
5.1 SWITCH MATRIX
 
A major effort of the Switch Matrix Program was the design, fabrication, and test
 
of a Proof-Of-Concept (POC) Model of the 20 x 20 IF Switch Matrix utilizing 1982
 
Technology. The POC design was basically the same as the breadboard design. Design
 
efforts evaluated and improved the coupler performance and termination in order
 
to meet the VSWR requirement of 1.2:1. A tradeoff between gain vs bandwidth
 
was completed in order to improve insertion loss of the switch crosspoints.
 
Gain bandwidth is primarily a function of the GaAs FET device. It was decided
 
to redesign the crosspoint for a bandwidth of 1.3 GHz at an insertion loss of
 
11 dB.
 
The POC model was physically the size of a 20 x 20 matrix with one wraparound
 
channel for redundancy. The unit was populated with only sixty-one crosspoints
 
in order to minimize cost, but be able to demonstrate feasibility of the
 
conceptual design. The active crosspoints are shown in Figure 5.1. It was
 
also decided that the control logic would be fabricated using discrete inte­
grated circuits rather than a custom LSI design in order to minimize costs.
 
The complete logic design concept was incorporated into the POC model; however,
 
crosspoint addressing was only provided for the sixty-one crosspoints as shown
 
in Figure 5.2. Control logic timing and data formating are the same as discussed
 
in Section 3.4.
 
A close-up view of the microwave integrated circuit (MIC) carrier assembly is
 
shown in Figure 5.3. This photograph shows the output stage of the microwave
 
switch crosspoint, and Figure 5.4 shows the complete output column channel
 
assembly. Figure 5.5 shows the reverse side of the channel which is a close­
up of the logic switch drivers. For a flight model switch matrix, the discrete
 
logic components would be replaced with a custom LSI package. Figure 5.6 shows
 
the complete logic switch driver assembly.
 
The POC model control logic, excluding the switch drivers, are shown in Figure
 
5.7. Both boards are identical; the board on the right is the front side, and
 
the board on the left is the rear side. The control logic assembly consists
 
of two multilayer printed wiring boards. Each board contains 122 integrated
 
circuits and provides the redundant logic control system for addressing the
 
switch crosspoints. A heat sink design extracts heat from under each IC pack­
age and conducts it to the outer edges of the board where it is distributed
 
via the mounting clips to the switch matrix housing. The heat sinks were
 
chemically milled six-ounce copper foil, plated and bonded to both sides of
 
the printed wiring boards.
 
The fully integrated POC Model is shown in Figure 5.8. The Switch Matrix is
 
shown with the cover removed, exposing the input row channel assemblies. In
 
Figure 5.9 the bottom of the Switch Matrix is shown with the output column
 
channels and the control logic printed wiring board assemblies exposed.
 
27 
ORIGINAL PAGE iS 
2{ OFPOR QUALITY 
0­
2 
3 
4 
.12 
a 
14I 
17I 
S 
S 
19 
SPECIA 
EQUIPMENT 
TSTA 
EQUIPMENT 
Figure 5.1. POC Switch matrix Crosspoint Distribution 
DECODER/LOGIC BOARD CHANNEL 
JtATRIX 
DIETEMOR 
IUFRBFE 
II 
'4 
15FG 
DECDRLOIBARCHNE 
IEh 
INU 
U 
Re D CODUE
Figure 5.. OSC M MITsIN 
aotrx CrosspintBoItI Ditrbuio 
I* POacMLX I'-K 
64F128 
READOIRECONMIURE PV'-'ESI 
Figure 5.2. FOG Model Control Logic Block DiagramU
 
283
 
ORIGINAL PAGC 
Figure 5.3. MIC Carrier Assembly OF POOR QUALMr 
Figure 5.4. POC Column Channel Assembly (MIC Side)
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Figure 5.5. 
 Logic Switch Driver Assembly
 
Figure 5.6. 
 POC Column Channel Assembly
 
(Logic Switch Driver Side)
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Figure 5.9. POC Model Switch Matrix (Bottom)
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5.2 SPECIAL TEST EQUIPMENT OF POOR QUALITY 
In order to simulate an on-board satellite computer controlling the Switch
 
Matrix, a Special Test Set was designed and fabricated as part of the POC
 
Model Development. This Test Set provides the 32 bit address code, 
the read
 
pulse, and reconfiguration pulse in either a manual mode or automatic mode.
 
The test set also supplies the DC voltages to the switch matrix. The Special
 
Test Equipment is shown in Figure 5.10.
 
In the manual mode, one to three crosspoints are addressed by setting the
 
front panel thumb wheel switches to the desired switch crosspoint address. A
 
manually activated read pulse followed by a reconfiguration pulse updates the
 
switch matrix with the new crosspoint data. The selected crosspoints will
 
remain activated until another combination is dialed into the test set. The
 
configuration display indicates which crosspoints are addressed. 
 In the
 
automatic mode, one through sixteen predefined matrices, stored in internal
 
ROM are selected at the front panel. A reconfiguration rate of 2 to 128
 
useconds may be selected. Once initiated, the test set will automatically
 
transmit the matrix configuration address codes, read pulses, and reconfigura­
tion pulses, repeating the sequence as long as desired. An external word gen­
erator may be used with the test 
set to provide a random reconfiguration
 
sequence in order to simulate an SS-TDMA operating system.
 
5.3 POC TEST RESULTS
 
As the assembly of POC model components were completed, Component Accep­
tance Tests were performed to evaluate performance versus breadboard results
 
and design goals. A summary of this data is shown in Figure 5.11. With the
 
exception of switching speed, the data indicates that the POC model design
 
meets or exceeds the design goal requirements. The difference in switching
 
speed was found to be caused by the narrow range of GaAs FET gate voltage vs.
 
gain at the top of the bias/gain curve. In the off state the GaAs FET gate
 
is biased at -4 VDC, whereby the bias is switched to approximately 
-0.5 VDC
 
for the on state. Full amplifier turn-on does not occur until the gate bias
 
reaches approximately 95% of its final value. 
The slope of the turn-on
 
voltage time constant therefore controls the switch on time of the GaAs FET.
 
Switching the GaAs FET off is accomplished within 3 nseconds. This problem
 
can be resolved by additional design effort within the logic switch driver and
 
GaAs FET bias circuits. It was considered a design problem and not a tech­
nology problem, therefore rework of the switch crosspoints was not considered
 
cost effective at this time.
 
As final testing of the POC model proceeded, fractures were found at the
 
crosspoint interconnect tab welds. The tabs are welded to 
an MIC substrate
 
pad. Gap tolerances between the connector and MIC pads (10 mils) were enough
 
to stress the welds when the channels were plugged in and out of the matrix
 
assembly. To correct this problem, a 
small ribbon wire service loop was
 
welded between the connector pad and the MIC substrate pad. This fix was
 
implemented in both row and column channels; however, since 
the interconnect
 
system is a part of the crosspoint bandpass filter, the two ribbon wires added
 
a series impedance within the filter which resulted in detuning of 
the filter.
 
It was elected to retune 50% of the crosspoints without removing the substrates
 
from the channels because the problem was considered a process problem and not
a technology problem. A statistical analysis was completed with new data
after retuning the crosspoints and is summarized in Figure 5.12.
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Figure 5.10. POC Model Special Test Equipment
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Deslgn Goal Breadboard FOG OF POOR QUALITY 
Bandwidth I dB (GHz) 1.0-2.5 2.0 1.05 
Insertion Loss (dB) 15(sax.) 17 10.7 
Off State Isolation 
(d) 40 (min 65 70 
VSIJR 1.2(minJ 1.4 1.2 
Switching speed 
(naet) 10(in.) 12 25 
Gain Ripple (d) 1(max.) 1 0.56 
Reconfiguration 
rate (usec) 2(max.) 2 2 
IF Frequency (Gs) 3-8 6.25 6.5 
Figure 5.11. Component Acceptance Tests
 
SWITCH MATRIX 
PERIFORMANCE 'E IRF4EqS VS POC MODEL RESULTS 
TITLE REQUIKIMEN POCTEST RESULTS 
RECOFIOGUATION RATE 2 USEC's MAX 2 UsEcs 
SWITCHJNG TIME (907. POINTS) 10 NSEC's MAX 24.9 NSEC'$
 
INTERMEDIATE FREQUENCY 3.0 TO 8.0 C s 
 6.5 CH
 
BANIWIDTH I Ds 
 1.0 CHz HIM 0.95 CIz 
GAIN RIPPLE (OVER HW) 1.0 DR MAX 1.1 D3 
PHASE LINEARITY DEVIATION +50 MAX 8.90
 
INSFRTION LOSS 
 15 DR MAX 16.1 DB
 
ISOLATION 40 DR Mli >75 DB
 
IMPEDANCE (INPUT/OUTPUT; 50 OHMS 50 OHMS
 
VSWR (INPUT) 
 1.2 MAX 1.3 
VSWR (OUTPUT) 1.2 MAX 1.4 
SIGNAL TO NOISE 35 DBC MIN 
 50 DSC
 
INThRMOD DISTORATION 35 DBC MIN 52 DIBC 
I DR CAIN COMPRESSION N.A. 00D1 
SIZE 16" x 16" x 6" 16,6" z 18.61 x 6.6" 
MATRIX SIZE 20 x 20 MECH 20 x 20 MECH
 
57 ACTIVE CROSS- 57 ACTIVE CROSSPOiNSI
 
POINTS 1 WRAPAROUND PATH 
POWER NA 33W
 
WEIGHT NA 35 LBS 
Figure 5.12. POC Model Switch Matrix Test Summary
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SECTION 6.0
 
RELIABILITY PROJECTIONS
 
A reliability model and-analysis was completed for the 20 x 20 IF Switch Matrix
 
during the Task I study. An update of the preliminary reliability studies was
 
undertaken after completion of the POC modeldesign. The basic change is the
 
incorporation of the microwave switch crosspoint design utilized in the POC
 
model. Since a discrete IC design was used in the POC model for the control
 
and switch driver logic, 'and an LSI custom design would be used for the flight
 
model, the original logic circuit assumptions used for the preliminary analyses
 
are valid for this update.
 
The revised Probability of Success model is shown in Figure 6.1. It consists
 
of three major parts: input/output microwave coax connectors, redundant row
 
and column decoders, and the switch matrix. The switch matrix includes the
 
control logic memory latches, switch drivers, GaAs FET switches, and the cross­
point interconnects. Based on the model, the total IF Switch Matrix probability
 
of success for a ten year mission life is a function of the number of wrap­
arounds. A computer program was developed to determine the switch matrix 
reliability versus the number of wraparounds for different failure patterns. 
A summary of the computer analysis is shown in Figure 6.2. With zero wrap­
arounds the probability of success (Psw) for the switch crosspoints is 0.30065 
with a resulting probability of success for the complete switch matrix (P ) 
0.29483. As the number of wraparounds increase, P5 W increases with a corre­
sponding increase of P ;.however, when five wraparounds are considered, the
 
incremental change of VM becomes limited by the probability of success of the
 
and not by PSW"
input/output coax connectors (P) 

For a future flight model, the number of wraparounds used would be based on
 
system requirements and the resulting probability of success assigned to the
 
IF Switch Matrix.
 
ORIGINAL PAGE " 
OF POOR QUALITY 
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ROW COJNORIGINAL 	 PAGE IS 
ECODER DECODER 	 OF POOR QUALITY 
20 x 20CONNECTORS ROW COLUMN SWITCH 
(4o) DECODCR DECODER 	 MATRIX WITH 
WRAPAROUNDS P (FUNCTION OF NUMBER 
Em i SW OF WRAPAROUNDS) 
A = .005576
 
PC .98 065
 
ROW COLUMN
 
DECODER DECODER 
(I OF 3 REQ'D)
 
= .00413 h = .00785
 
PD = - 0.99999
 
PROBABILITY OF SUCCESS OF IF SWITCH MATRIX = P * *W
 
Flight Model Reliability Model
Figure 6.1. 

= 
Pm C * * PSW 
No. of
 
Wraparounds PC PD PSw PM
 
0 0.98065 0.99999 0.30065 0.29483
 
1 0.68172 0.66853
 
2 0.90154 0.88408
 
3 0:97822 0.95929
 
4 0.99606 0.97678
 
5 p.99848 0.97916
 
PC = Coax Connectors 
PD = Row & Column Decoders 
PSw= Switch Crosspoints 
PM = Switch Matrix 
Figure 6.2. Probability of Success vs Number of Wraparounds for 10 Years
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SECTION 7 ORIGNAL PAGE E3 
1987 100 x 100 SWITCH MATRICES OF POOR QUALITY 
Task II studies evaluated projected technologies that .would be available by
 
1987 for the development of large scale (100 x 100) high speed data switching
 
at both microwave IF frequencies and at baseband. The first sub-task, for both
 
designs, was an Architecture and Switch Device study which evaluated and com­
pared the projected technologies for an optimum architecture, switch device,
 
and control logic, that would meet the requirements of a 100 x 100 switch matrix.
 
Next a Parametric Tradeoff analysis was completed between functional performance,
 
matrix size, and reliability in order to determine the optimum design approach.
 
Utilizing the results of the first two sub-tasks, a final design concept was
 
developed for both IF and Baseband switch matrices.
 
Included in this study was a Switch Matrix Comparison which compared the Large
 
IF Switch Matrix to the Large Baseband Switch Matrix. To make the comparison
 
meaningful, the baseband switch included the modems required for an IF to base­
band translation. A second comparison was made of the Large IF Switch Matrix
 
to a scaled up version of the 20 x 20 IF Switch Matrix, utilizing 1982 tech­
nology.
 
7.1 100 X 100 IF SWITCH MATRIX
 
The coupled crossbar architecture was selected as the optimum architecture
 
based on functional performance, expandability of design, and reliability.
 
GaAs MESFET technology was determined to be best for wideband, high speed
 
switching devices. The optimum approach was the integration-of both the con­
trol logic and microwave switching devices into GaAs MESFET substrates utilizing
 
Monolithic Microwave Integrat&d Circuit (MMIC) technology. Since state of the
 
art processing restricts the useful size of GaAs substrates, an approach to the
 
.design of a 100 x 100 switch matrix was the development of smaller 12 x 12 sub­
matrices.
 
Figure 7.1 indicates the concept of assembling sixty-four 12 x 12 submatrices
 
into a resulting 96 x 96 Switch Matrix.
 
Reliability analysis concluded that the optimum submatrix design would include
 
four internal wraparounds rather than redundancy around the complete 96 x 96
 
matrix (Figure 7.2). Each crosspoint would include a two stage microwave
 
switch/amplifier isolated from the input/output lines with 20 db couplers. To
 
achieve the full size reduction offered by MMIC.technology, high reliability
 
active couplers must be developed to replace the larger quarter-wave high
 
reliability passive couplers. For reliability, redundant logic switch drivers
 
were included in the crosspoint design (Figure 7.3). A switch crosspoint MMIC
 
layout, Figure 7.4, indicates a design using passive couplers. A metal plate
 
is shown between the upper and lower GaAs substrates. This would provide iso­
lation, reducing the possibility of unwanted input line signals leaking through
 
to the output lines. The complete two stage switch/amplifier and redundant
 
control logic would be fabricated on the upper substrate. A feedthru connec­
tion would transfer the signal to the lower substrate which contains the output
 
coupler and output transmission line.
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12 
N 
12 X 12 
SUBMATRIX 
o 
12 X 12 
SUMATRIX 
8 
*0 
0 
MATRIX ADDRESS 
MATRIX 
LOGIC 
LINES 
SBIAS 
*. SECONDARY 
VOLTAGE 
85 
12X12 * * 0 0 " 12X12 
9s -57 -64 
12 85 96 
Figure 7.1. 96 x 96 Switch Matrix 
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CROSSPOINTS 
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WRAP 1 
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"B" 
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_ 
3 12 
OUTPUTS 
_ 
t 
SECONDARY 
VOLTAGE 
BIAS 
SUBMATRIX 
ADDRESS 
LINES 
Figure 7.2. 12 x 12 Submatrix 
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ORIGINAL, PAGE K9 
OF POOR QUALITY 
INPUT RF LINE-' 
RF LINE 
COUPLER 
DRIVER S IOUTPUT RP' 
CROSSPOINT "LINE 
ADDRESS
 
LINES COMPARATOR
 
LOGIC 
Figure 7.3. Switch Grosspoint Block Diagram
 
I.TI 
........ lS--ATR
 
- S It I "' II i 
-- " *.,.,=t, l ,IED .1. 
MA1 
liii Ir 
Figre.4 Swtc Crssoin I MIICF1 .91 UOLaout 
Figure 7.4. Switch Crosspoint MXC Layout
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7.2 100 X 100 BASEBAND SWITCH MATRIX OF POOR QUALITY 
The optimum architecture for the 100 x 100 Baseband Switch Matrix is the same
 
as the coupled crossbar method developed for the IF Switch Matrix. Sixty-four
 
12 x 12 submatrices would be assembled into a 96 x 96 matrix structure. At
 
baseband, CMOS technology would be best for integration of the analog switching
 
devices and control logic. Reliability studies concluded that at baseband, re­
dundancy would be best implemented at the crosspoint, which would therefore
 
eliminate the four wraparound paths 4ithin each submatrix.-

The redundant crosspoint, Figure 7.5, consists of cascaded switchable dual gate
 
CMOS FETS, two of them in parallel. The redundant crosspoint amplifiers are
 
passively coupled to the input/output lines via 23 db resistive line couplers.
 
Separate latch/driver and comparator logic circuits for each amplifier are
 
driven in tandem at the crosspoint address lines.
 
7.3 SWITCH MATRIX COMPARISON
 
Summary results of the comparison between the large IF and the large baseband
 
switch matrices are shown in Figure 7.6. The baseband switch was made function­
ally equivalent to the large IF switch by adding a QPSK modem to each channel.
 
No significant difference in performance exists between the two implementations.
 
However, a severe penalty is paid in the baseband approach in terms of power
 
consumptioh, reliability, size and weight. The large IF switch is clearly the
 
preferred choice unless significant system advantages accrue from having the
 
data at baseband.
 
For the next comparison, the 1982 20 x 20 POC Model IF Switch Matrix was scaled
 
up to a 96 x 96 matrix. It was then compared to the 1987 large IF Switch
 
Matrix, with the results shown in Figure 7.7. Allowing for some differences
 
in performance characteristics, the large IF switch and the scaled-up POC model
 
were roughly equivalent except for size, weight, and reliability. The scaled
 
POC model is much larger and heavier because of the discrete technology em­
ployed in its implementation. The large IF switch matrix is clearly the
 
preferred design.
 
SECONDARY
 
VOLTAGE Transmission 
Lines
 
rsson
 
,rivers ,devices) ndcterdnnat 

Address Lines Lac/roTEespoint 
Comparator
 
Logic
 
Figure 7.5. Baseband Switch Matrix Crosspoint
 
Block Diagram
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Baseband Switch 
Parameter Large IF Switch Baseband Switch plus QPSK Modems 
Mdatrix size 96 x 96 Same Same 
Connectivity Any of the inputs to any Same Same 
of the outputs. One for 
one. 
Reconfiguration rate <2 microseconds Same Same 
Switching time < 10 nanoseconds < 10 nanoseconds 4 12 nanoseconds 
Computer interlace 61 lines Same Same 
Electrical performance 
I put signal level 
Frequency spectrum 
-5 + 5 dBm 
8 +0.z5 GHz 
-6 +5 dBm 
25 to 500 MHz 
-5 +5 dBm 
8 + 0. Z5 GHz 
flatnmess +T dB- + 1 dB <+ I dB 
Phase linearity ; 5 0 max. + 50 max. N/A 
Isolation >40 dB all inputs 742 dB all inputs Negligible S/N degradation 
Equal signal strength Equal signal strength 
Insertion loss 30 dB max. .32 dB max. 32 dB mi. 
Noise > 35 dB.below output > 35 dB below output N/A 
signal level signal level 
Intermoaulation (3rd order) - 30 dD Two equal tones - 34,dB Two equal tones N/A 
Impedance (inputloutput) 
VSWR (input/output) 
50 ohms 
1. Z:1 
Same 
Same 
Same 
Same 0 0 
Power consumption 129. 3 watts 63 watts 500 to 1A00 watts 
Reliability (10 year mission) 
Mechknical 
0.76867 0. 91019 0.3998* (Redundant Modems) 
0 
Size 12 x 12 x2in. 10.5 x 10.5 x 3.5 in, 10 x 10 x 15 in.* 0 
Weight 11.5 Ibs 12.7 lbs 60 lbs. 
Projected costs 
Hardware development $3.1 million .$3.1 million $4.5 million 0 
New technology $4.58 million $4.21 million $6.3 millionr P3 
Scaleability beyond 96 x 96 Feasible with ,degraded performance Same sa 
Growth to larger bandwidth 
Operating temperature 
Same as above. 
-i'60 C to +500 C 
Sam 
Same 
Same 
Same 
*Based on a ground equipment design (DSCS I QPSK BER Test Equipment) reconfigured for flight operation.
 
Large IF vs. Baseband Switch Matrix
Figure 7.6. 

Parameter 
Ivatrix size 
Connectivity 
Reconfiguration rate 
Switching time 
Computer interface 
Electrical performance 
Input stinal level 

Frequency spectrum 

Flatness 

Phase linearity 

Isolation 

nsertion loss 

Noise 

Intermodulation (3rd order) 
mlnfedance (input/output) 
VSWR (input/output) 
Power consumption 
Reliability (10 year mission) 
Mechanical 
Size 

Weight 

Projected costs
 
Hardware dlvelopment 

New technology 

Growth to larger bandwidth 

Operating temperature 

Large IF Switch 
96 x 96 
Any of the inputs to any 
of the outputs. One for 
one. 
<2 microdeconds 
< 10 nanoseconds 
61 lines 
-5 + 5 dlhm 

8 + 0. 25 GHz 

+ T dB 
+ 50 max. 
'40 dB all inputs 
30 dB max. 
; 35 dB below output 
signal level 
- 30 dB Two equal tones 
50 ohms 
1. 2:1 
IZ9.'3 watts-

0.76867 

12 x 12 x 2 in. 
11. 5 lbs 
$3.1 million 

$4.58 million 

Feasible with degraded performance. 
-10° tO +5000 
POC Model 
ZO x Z0 
Same 
Same 
Same 
100 lines 
0 + 5 dB 
(5.5 to 7.85) + 1.25 GHz 
+ I dB/Z. 5 GHz, ± 0.5 dB/ 
500 MHz 
Same 
> 40 dB all inputs equal 
signal 
15 dB max. 
Sanre 
- 35 dB Two equal tones 
Same 
Same 
8 watts 
-0.97 
485 in3 
20 lbs. 
$1.3 million 

None 

Sam. 
Same 
POC Model Scaled Up 
96 x 96 
Same 
Same 
Same 
700 lines 
0 + 5 dB 
(5.5 to 7.85) + 0.5 
+ I dB/1. 0 GHz 
GHz 
Same 
> 33 dB - same crosepoint 
signal strength 
Z1 dB max. 
Same 
- 35 dB Two equal tones 
Same 
Same 
44 watts 
-0. 751 
12, 000 in 3 
500 lbs. 
$12.7 million 
None 
Same 
Same 
o o 
n &D 
S 
:U 
c 
Large IF vs, POC Model Switch Matrix
 Figure 7.7. 

SECTION 8
 
FUTURE TECHNOLOGY DEVELOPMENT
 
8.1 REDUNDANCY MANAGEMENT
 
Redundancy management is a major technology issue which, while briefly addressed
 
in the Task I studies, must be fully resolved preparatory-to operational use of
 
the system. In particular, for the Switch Matrix, corrective action in the
 
event of a failure must be promptly implemented to avoid unac6eptable operational
 
down-time.
 
The principal feature by which the matrix realizes the desired reliability is
 
through wraparound circuitry. Thus, redundancy management entails continual on­
board self test to:
 
1. 	 Determine if a crosspoint-has failed
 
2. 	 Locate the failed crosspoint
 
3. 	 Determine which wraparound paths are available
 
4. 	 Reroute'signal traffic from the failed crosspoint through the
 
selected wraparound path to the desired output.
 
There are two methods of implementing the control or intelligence function of
 
the self test system, namely: (1) use of the on-board computer to control
 
decision functions, and (2) a microprocessor integrated in the matrix. The on­
board computer could determine when to test the switch matrix and which wrap­
around to employ. Alternatively the switch matrix could embody its own internal
 
control capability by use of an integrated microprocessor to control the self
 
test function. This would make'the switch matrix entirely self-contained.
 
Study of redundancy management should address how frequent and the optimal time
 
to test to minimize traffic interruptions. In addition, an algorithm for con­
trof of the self test system needs to be developed and demonstrated. A suggested
 
plan for the study of such a self test approach is shown in Figure 8.1. The
 
5 x 5 Breadboard Switch Matrix could be utilized for the self test proof of con­
cept model, to minimize study costs.
 
A block diagram of a candidate self test system concept is shown in Figure 8.2.
 
A test oscillator, stepped automatically, injects a signal into each input row
 
of the switch matrix. A detector measures the signal at each column output.
 
The detected signal is compared to determine if a specific switch matrix cross­
point has failed.
 
A column is added to the switch matrix for injection of a test oscillator signal
 
into the inputrows, and a row is added for coupling the switch matrix test
 
signal from a desired output column to the detector circuit. An amplifier may
 
also be required to compensate for the insertion loss of the extra switches
 
within the switch matrix path. The wraparound paths would also be tested. The
 
switch matrix is tested by sequentially connecting the appropriate oscillator
 
column switch and the appropriate detector row switch to the switch crosspoint
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TECHNOLOGY DEVELOPMENT
 
ORIGINAL PAGE 18 
OF POOR QUALITY 
a SYSTEM pESIGN FOR SS-TDMA TRAFFIC
 
- FREQUENCY OF TEST
 
- WHEN TO TEST
 
- INTERNAL OR EXTERNAL ROUTING CONTROL
 
o ALGORITHM4 
o 	 DESIGN POt MODEL
 
INTEGRATE WITH 5 X 5 BREADBOARD SW MATRIX
 
I FABRICATE 	AND TEST POC MODEL
 
* STUDY FLIGHT MODEL IMPLEMENTATION
 
Figure 8.1. 	 Redundancy Management Suggested Study Plan
 
AIS-I 4cW'cIc SI> .Y-T.444T-T._
Figure 8.2. Block Diagram of a Conce 1tal System
Self Test 
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under test. Absence or deterioration of th' desired detector output would flag
 
the control logic and indicate a failed crosspoint.
 
The oscillator-detector operation can also be checked independent of the switch
 
matrix. The total communications system could be tested by monitoring uplink
 
signals at the detector, and by generating downlink signals with the test
 
oscillator appropriately modulated.
 
During normal switch matrix operations, command data from the on-board computer
 
defining the matrix configuration passes through the interface circuitry and is
 
acted upon by the Matrix Control Logic. The matrix control logic establishes
 
the switch matrix configuration. For the self test feature, the control com­
puter could issue a command via the command data base, to initiate self test.
 
That command is decoded in the matrix control logic and.initiates a start signal
 
to the sequence generator. The sequence generator initializes the program
 
counter to a known starting state, thus enabling the oscillator and detector.
 
The address generator establishes the routing of the test signal from the oscil­
lator through the matrix to the detector. The output -of the detector is digitized
 
in an A/D converter. The digital signal is then compared with high and low limit
 
references for acceptability. The output should fall within this range or the
 
switch is considered failed. Decision logic determines the results of the com­
parison and issues a Pass/Fail Flag to the sequence generator. If a failure is
 
identified, the sequence generator loads the address location-of the failed
 
switch and -a fail status bit to the switch status register for transfer to the
 
computer.
 
8.2 	MONOLITHIC MICROWAVE INTEGRATED CIRCUITS
 
A major technology issue for future high capacity switch matrices is the develop­
ment of an appropriate monolithic microwave integrated circuit (MRIC) including
 
both the microwave switch crosspoints'and associated control logic as discussed
 
,in Section 7 of this report. -The key technology adVancements required to realize
 
such an MMIC switch matrix design suitable for eventual flight realization are
 
summarized as follows:
 
" -A mature high reli'bility GaAs MMIC process suitable for both RF switch
 
and high speed logic implementation ihto a common chip.
 
" 	 The development of high isolation multilayer substrate techniques for
 
fabricating switch crosspoints.
 
* 	 The development of high quality RF submatrix and large-,numbers of
 
input/output connections. 
 -
* 	 The development of a 12 x 12, submatrix building block embodying high­
isolation RF transmission lines and passive distributed couplers,
 
with large area GaAs wafer construction up to approximately two
 
square inches. Active device matching should also be evaluated.
 
A development program for an MMIC Switch Matrix should include a comparative
 
study of passive and active couplers. Improving the reliability of active
 
couplers for spare missions would be extremely valuable since high reliability
 
active couplers are required to realize the full miniaturization potential of
 
MMIC designs.
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General Electric, Valley Forge Space Center, has recently achieved promising
 
results in the design and fabrication of a two stage GaAs MMIC switch/amplifier
 
for use in switch matrix designs. This effort was completed with IR&D funds.
 
This technology achievement can be extended to the integration of a complete
 
switch crosspoint, including couplers, microwave switch, and control logic.
 
Further evolution would include development of an MMIC 4 x 4 fully integrated
 
switch matrix, followed by the development of a complete 12 x 12 GaAs submatrix,
 
including four wraparounds for redundancy.
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SECTION 9
 
CONCLUSION
 
This multi-year Switch Matrix program,sponsored by NASA Lewis Research Center
 
as a part of their Advance Communications Satellite Technology Program, has
 
culminated in the development of a Proof of Concept Model 20 x 20 IF Switch
 
Matrix utilizing 1982 technology. the IF Switch Matrix was one of the identi­
fied key technologies that was to be developed in order to realize future oper­
ational high capacity, multibeam high speed switching, satellite communications
 
systems.
 
For both 1982 and 1987 IF Switch Matrix implementation, the coupled crossbar
 
matrix was selected as the optimum architecture. Loose signal coupling
 
(> 15 db) of the switch crosspoints to the input and output transmission lines
 
prevents both main lines from being disabled in the case of a switch crosspoint
 
failure that results in a short to ground. Therefore, single point failures of
 
a complete input row or output column are eliminated.
 
To achieve a package size which provides a reasonable weight and volume for
 
spacecraft applications, the IF frequency has been chosen to be as high as
 
possible. Within the constraints imposed by the various design goal require­
ments, the 5.0 to 7.5 GHz band was selected as the optimum IF frequency. The
 
goal of achieving 2.5 GHz bandwidth also favors a high center frequency where
 
the percentage bandwidth is minimized for best possible amplifier stage matching.
 
A dual gate GaAs FET was the selected device for microwave crosspoint switching.
 
Good on/off gain ratios provide the required off state isolation. Low power
 
gate switching and low on state drain current requirements are most favorable
 
when operating the switch matrix from a limited power battery system. The
 
dual gate FET does exhibit a higher output Q than the single gate FET, there­
fore resulting in a gain bandwidth compromise. GaAs FETs also exhibit high
 
speed switching capabilities which meets the system switching requirements.
 
The switch crosspoint consists of a two stage dual gate GaAs FET switch/
 
amplifier providing approximately 19 db gain. This gain reduces the combined
 
input/output 30 db coupler losses to a typical crosspoint insertion loss of
 
11 db. Independent logic switch drivers are used to control the on/off state
 
of the cascaded GaAs FETs. Redundant logic switch drivers were chosen to elim­
inate single point failures in either of the GaAs FETs or in the logic switch
 
drivers.
 
The selected computer interface for switch crosspoint addressing is a 32 bit
 
parallel code. 'The 32 bit interface, which is TTL compatible, was selected
 
because it is a logical extension of current computer architecture and offered
 
an optimum design in the areas of speed and interconnections when alternate
 
options were studied. The control logic design provides redundancy for the
 
elimination of single point failures.
 
For a flight model design, a custom CMOS LSI was the selected control logic
 
device technology. The logic design is partitioned so that only two basic
 
custom LSI chips are required. To prove feasibility of the control logic
 
design, discrete components were used in the Proof of Concept model to reduce
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development costs. Fabrication of the custom LSI chips were not considered to
 
be a technology issue.
 
The switch matrix packaging design features an integrated modular approach
 
utilizing individual input and output channel modules which are connected by an
 
RF interconnect system. I-beam construction of the channel modules separates
 
and isolates the microwave switch circuits from the logic control circuitry.-

The channel modules are mounted to a base plate with the input row channels on
 
one side of the base plate, and,the output column channels mounted orthogonally
 
on the reverse side. The base plate aides in the alignment of the channel
 
modules, and becomes a part of the input/output crosspoint microwave inter­
connect system.
 
In summary, results of the 20 x 20 Switch Matrix Proof Of Concept Model indicates
 
that the design is feasible for application in a multichannel SS-TDMA communica­
tions system. Expandability, a design goal requirement, for switch matrices of
 
sizes other than 20 x 20 can be readily achieved with this design.. Gain band­
width products of available GaAs FETs for the microwave switch crosspoint would
 
be the limiting component for switch bandwidth and insertion loss requirements
 
of an operational transponder.
 
Reliability of the switch matrix for a ten-year mission life would be a function
 
of the size of the matrix and the number of wraparounds required to meet the
 
reliability figure allocated to the switch matrix by transponder tradeoff
 
studies. It is concluded from the Proof Of Concept model efforts that wide­
band, high speed switching is practicable for flight model application utilizing
 
1982 technology.
 
Results of the 1987 100 x 100 IF Switch Matrix conceptual design study illus­
trates an approach to the future requirements of a high capacity, wideband
 
SS-TDMA switch matrix. The design approach stresses high reliability to assure
 
a mission life of ten years.'
 
OaAs Monolithic Microwave Integrated Circuits are key technologies to be
 
developed to realize such high capacity switch matrices. Integration of the
 
control logic into the GaAs substrate is essential to meet the high speed
 
switching requirements. High reliability active couplers, to replace the
 
passive couplers, must be included in the GaAs substrate development in order
 
to achieve full miniaturization advantages of monolithic circuits.
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SECTION 1.0
 
SUMMARY
 
This report presents a summary of the Proof Of Concept (POC) Model Switch Matrix
 
test results and analysis. Results of the Component Acceptance tests and the
 
integrated Switch Matrix tests are included. Component A-cceptance tests
 
were performed on each of the Microwave Integrated Circuit (MIC) crosspoints
 
after they were assembled and tuned. Special test fixtures were fabricated to
 
house the two stage GaAs FET switch .crosspoint. The MIC circuits were readily
 
tuned and tested in these fixtures. Once tested, the MIC substrates were
 
assembled into the row and column channel assemblies. The logic switch drivers
 
were tested at the printed wiring board level; prior to integration with the MIC
 
crosspoints. Each of the two control logic printed wiring boards were indepen­
dently tested in the Switch Matrix assembly. Once the channel assemblies and
 
control logic boards were assembled into the Switch Matrix, testing of the com­
plete system commenced.
 
As final testing of the FOC model proceeded, fractures were found at the cross­
point interconnect tab welds. The tabs are welded to an MIC substrate pad.
 
Gap tolerances between the connector and MIC pads (10 mils) were enough to
 
stress the welds when the channels were plugged in and out of the matrix
 
assembly._ To correct this problem, a small ribbon wire service loop was im­
plemented in both row and column channels; however, since the interconnect
 
system is a part of the crosspoint bandpass filter, the two ribbon wires added
 
a series impedance within the filter which resulted in detuning of. the filter.
 
It was elected to retune 50% of the crosspoints without removing the substrates
 
from the channels because the problem was considered a process problem and not
 
a technology problem. A statistical analysis was completed with new data after
 
retuning the crosspoints.
 
A statistical analysis was completed for both the Component Acceptance and.
 
integrated Switch Matrix test data. This analysis evaluates anticipated per­
formance of a fully populated 20 x 20 Switch Matrix (400 crosspoints) b4sed on
 
parameter data from the 61 populated crosspoints of the POC model. Standard
 
statistics of the mean, standard deviation, and range were provided. Included
 
are confidenbe limits of a two-sided interval for the population mean. A
 
Confidence level of 95% is shown which results in an Alpha risk of 2.5%. Pre­
diction limits to contain the next observation, and approximate tolerance limits
 
to contain 95% of the population are also provided using a 95% confidence level.
 
A histogram is presented to illustrate the actual recorded data.
 
Table 1.1 compares the design goal requirements to summary data of the bread­
board and POC model manufacturing test results. The POC data are the average
 
results of the MIC crosspoints before integration into the Switch Matrix.
 
Table 1.1. Test Comparison,
 
Design Goal Breadboard POC Model 
Bandwidth 1 dB (GHz) 1.0-2.5 2.0 1.05 
Insertion Loss (dB) 15 max. 17 10.7 
Off State Isolation 
(dB) 40 min. 65 70 
VSWR 1.2 min. 1.4 1.2 
Switching Speed 
(nsec) 10 min. 12 25 
Gain Ripple (dB) 1 max. 1 0.56 
Reconfiguration Rate 
(usec) 2 max. 2 2 
IF Frequency (GHz) 3-8 6.25 6.5 
During the breadboard phase, 2.0 GHz bandwidth was achieved at a sacrifice of
 
insertion loss. A tradeoff between gain vs. bandwidth was completed in order
 
to improve insertion loss of the switch crosspoints. Gain bandwidth is pri­
marily a function of the GaAs FET device. It was decided to redesign the POG
 
model crosspoint for a bandwidth of 1.3 GHz at an insertion loss of 11 dB.
 
Results of the tradeoff are indicated in Table 1.1. Switching speed measure­
ments were made after integration of all crosspoints into the POC model.
 
The major performance design goal requirements are shown in Table 1.2 with
 
integrated POC model test results, after resolution of the channel interconnect
 
problem. Retuning the MIG crosspoints did not fully achieve the original band­
width and insertion loss results. Because the problem was process design
 
related and not a technology problem, it was not economically feasible to
 
remove the crosspoints from the channels in order to retune the crosspoints to
 
the original test results. Table 1.2 indicates the test results after retuning
 
30 of the crosspoints.
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Table 1.2. Performance Requirements vs. POC Model Results
 
TITLE 

RECONFIGURATION RATE 

SWITCHING TIME (90% POINTS) 

INTERMEDIATE FREQUENCY 

BANDWIDTH 1 DB 

GAIN RIPPLE (OVER BW) 

PHASE LINEARITY DEVIATION 

INSERTION LOSS 

ISOLATION 

IMPEDANCE (INPUT/OUTPUT) 

VSWR (INPUT) 

REQUIREMENT 

2 USEC's MAX 

10 NSEC's MAX 

3.0 TO 8.0 GHz 

1.0 GHz MIN 

1.0 DB MAX 

+5' MAX 

15 DB MAX 

40 DB MIN 

50 OHMS 

1.2 MAX 

12 MA
VSWR OUTPT) 
INTERMOD DISTORATION 

I DB GAIN COMPRESSION 

SIZE 

MATRIX SIZE 

WEIGHT 

POWER 

35 DBC MIN 

N.A. 

16" x 16" x 6" 

20 x 20 MECH 
57 ACTIVE CROSS-
POINTS 
N/A 

N/A 

TEST RESULTS
 
2 USEC's
 
24.9 NSEC's
 
6.5 GHz
 
0.95 GHz
 
1.1 DB
 
8.90
 
16.1 DB
 
>75 DB
 
50 OHMS
 
1.3 0
 
.1.
 
52 DBC
 
0 DBM
 
16.6" x 18.6" x 6.6"
 
20 x 20 MECH
 
57 ACTIVE CROSSPOINTS
 
1 WRAPAROUND PATH
 
35 LBS
 
33 W
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SECTION 2.0 OF POOR QUALITY 
PROOF OF CONCEPT MODEL DESIGN
 
Studies of available technologies and design trades led to the conceptual
 
design of a 20 x 20 IF Switch Matrix utilizing 1982 available technology. To
 
show feasibility a 20 x 20 Proof Of Concept (POC) Model was fabricated and test­
ed. The POe Model was physically the size of a full 20 x 20 matrix but only
 
partially populated with 57 carefully chosen active crosspoints to reduce
 
development costs while still validating the concept. One wraparound network with
 
4 crosspoints was also included to demonstrate redundancy.
 
The 20 x 20 IF Switch Matrix was developed to operate in an SS-TDMA com­
munications system. Ground signals transmitted to the satellite at 30 GHz, are
 
received through a multibeam antenna and receiver system, and down converted to
 
the switch IF at 6.5 GHz. An on-board computer provides a 32-bit address code
 
to the switch matrix which defines the switch matrix configuration. Once re­
configured, the IF input signals are routed to the appropriate outputs. The
 
output signals are then up-converted to 20 GHz and transmitted via the multi­
beam antenna to the ground.
 
A coupled crossbar matrix with a constant coupling ratio of 15.2 dB for all
 
couplers was the selected architecture (Figure 2.0). Its primary advantages are:
 
(1) absence of single point switch matrix failure modes and (2) readily implement­
ed redundancy with wraparound techniques. The basic elements of the switch matrix
 
include 50-ohm Input Transmission Lines from which signals are coupled by the 15.2
 
dB Input Couplers and applied to a two-stage microwave Switdh/Amplifier. The switc
 
state is controlled by theswitch matrix Logic System. When a specific switch is
 
activated the microwave signal is coupled-from the main transmission line, amplifi
 
approximately 20 dB and coupled through the 15.2 dB Output Coupler to the Output

Transmission Line. In the following sections, additional details of the switch mat
 
elements are discussed.
 
2.1 MICROWAVE
 
A block diagram of the microwave switcfi/amplifier crosspoint is shown in
 
Figure 2.1. The input and output directional couplers are edge-coupled micro­
strip lines etched on 0.025" alumina substrate. The terminations are thin film
 
tantalum nitride resistors with a two-section matching network to achieve
 
greater than 25 dB return loss from 180 MHz to 8 GHz. 
 Coupler impedance'is
 
50.7 ohms with -15.2 dB, coupling. The inherent low directivity of the micro­
strip coupler required that all reflections be minimized so that the ripple
 
in the coupling response and the mainline VSWR remain within acceptable limits.
 
Analysis indicated that couplers with 15 dB insertion loss on both input and
 
output lines would provide adequate isolation in the event of a short to
 
ground within the microwave switch circuitry.
 
A dual gate GaAs FET was chosen as the switch device because of its high

gain, high isolation, high speed switching, and low power switching capabili­
ties. Selection of the critical gain-bandwidth product was complicated by the
 
high input/output Q of the GaAs FET devices. Amplifier tuned elements and
 
bias lines were etched on alumina substrates. Thin film series resistors
 
were used for gain ripple damping and amplifier stabilization. Packaged GaAs,
 
FET devices were used to avoid hermetic sealing of the row or column channels.
 
The GaAs FET device, coupler substrate, and amplifier substrates are mounted
 
to a kovar carrier as shown in Figure 2.2. This carrier assembly forms half
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Figure 2.2. !41C Carrier Assembly
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of the switch crosspoint. The input amplifiers are assembled into the switch
 
matrix input row channels, and the output amplifiers are assembled into the
 
output column channels. The POC Model output channel assembly in Figure 2.3
 
shows twenty output amplifier carriers plus one amplifier for the wraparound
 
path. The interface used to connect the input and output stages of the cross­
points is provided by a connector wall insert which is seen along the upper 

edge of the channel assembly in Figure 2.3. This interconnect system permits
 
an in-line test fixture configuration for tuning of the input/output amplifiers
 
prior to their assembly into their respective row or column channel assemblies.
 
Once assembled into the channels, the interconnect system permits an orthogonal
 
input/output assembly.
 
Separately controlled gate switching voltages are 
supplied to the FET
 
amplifiers from the logic switch drivers to improve reliability in the event
 
that the logic drive signal would fail in the ON state. The remaining ampli­
fier can be independently turned off and would provide enough isolation to
 
the input/output transmission lines. Measurements of OFF state isolation
 
were made in order to determine isolation in the event of such a failure.
 
Results of the test are shown in Figure 2.4. Data shown was plotted from
 
measured data of an automatic network analyzer.
 
2.2 CONTROL LOGIC
 
The control logic interfaces with special test equipment to simulate an on­
board satellite computer which supplies traffic routing information in the form of
 
a 32-bit code. This code supplies switch crosspoint addressing information to the
 
switch matrix. The control logic interprets the computer address code and provides
 
gate bias signals to the appropriate GaAs FET switch crosspoints, thus configuring
 
the matrix. The control logic also stores in memory the reconfiguration addresses
 
for the next time frame.
 
The switch matrix control circuitry is divided into a decoder section
 
and a switch driver section, as shown in Figure 2.5. The test box shown was
 
built as a part of the POC effort to simulate an on-board computer operating
 
in a SS-TDMA mode. Operating DC voltages are also supplied by the test box.
 
The switch matrix decoder accepts the 32-bit address code through the input
 
buffer. The buffer provides a compatible interface to the computer as well
 
as supplying the address code to the switch matrix row and column decoders.
 
The decoders interpret the address code and load the update memory with the
 
next time period switch configuration upon receipt of a read pulse from the 

test box. A reconfiguration pulse supplied by the test box transfers the
 
data from the update memory to the matrix configuration memory. The config­
uration memory provides a voltage level through the output buffer and switch 

driver to the gate lead of the switch crosspoint GaAs FETS. The GaAs FET
 
switch is then controlled on or off as required.
 
The 32-bit data word is divided into three 10-bit pair fields (input, output)
 
and two reset bits'. Each pair field is further divided into two 5-bit subfields.
 
The first 5-bits define the input channel of the matrix and the second group
 
of 5-bits defines the output channel. Within each pair field, any cross-

point in the 20 x 20 matrix can be defined. Since the data rate requirement
 
was 200 nanoseconds, the input command will be decoded and latched in the
 
update memory by a read pulse within this time interval. After a total of 
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nine data transfers, a reconfiguration pulse will clock the update memory data
 
into the configuration memory. Nine data transfers were selected for a 20 x
20 switch matrix with five redundant wraparound paths, or in effect a 25 x 25
 
switch matrix. For switch matrices of smaller size, a reduction from the nine
 
data transfers would be required. This method of switch crosspoint reconfig­
uration meets the design goal requirements of total switch reconfiguration
 
within 2 microseconds. For the POC model, two identical decoders, one for input
 
channels and the other for output channels, were assembled on separate 12" x 8",
 
multilayer printed wiring boards as shown in Figure 2.6. This dual decoder sys­
tem provides full redundancy in order to meet system reliability requirements over
 
a mission life of ten years.
 
The logic switch driver functions as a switching control device as well
 
as a voltage level translator. Both of the functions are accomplished by a
 
discrete PNP transistor and associated pull-up and biasing resistors. The
 
output of the switch driver controls the gate bias voltage to the GaAs FET
 
crosspoint switching devices.
 
To minimize development costs, feasibility of the logic system was proven
 
in the POC Model by using discrete IC devices. For a flight model switch
 
matrix, size, weight, and power reductions would be achieved by the use of
 
custom CMOS LSI chips for all logic circuits. The logic functions could be
 
partitioned into two LSI devices. The basic decoding logic and the update
 
memory would constitute one chip, with the reconfiguration memory and switch
 
drivers contained in a second chip. To optimize the propagation delay, pack­
age and circuit performance, the design solution is to package five latch­
driver circuits and a clock buffer on a special geometry CMOS LSI chip. Thus,
 
five chips would be required to implement 25 latch/driver circuits.
 
2.3 PACKAGING
 
The 20 x 20 switch matrix POC model contains two basic subassemblies,
 
namely the channel module (Figure 2.3) and the control logic printed wiring
 
assemblies (Figure 2.6). The channel module contains the microwave integrated
 
switching circuits, and the logic switch drivers. The control logic printed

wiring boards contain the logic input buffer circuits, row and column decoders,
 
update memory latches, and the logic matrix configuration memory.
 
The channel module, designed as an I-beam structure, contains two isolated
 
compartments. The MIC carriers are mounted in one compartment, and the logic
 
switch driver printed wiring boards in the compartment on the reverse side of
 
the channel. The MIC compartment is shown in Figure 2.3 and the logic in
 
Figure 2.7. Integration of the compartments was accomplished by inserting
 
small gauge wires connected to pads on the switch driver printed wiring

boards, through 40-mil holes, and then connected to pads on the MIC carriers.
 
SMA connectors, mounted on the front of the channel module, provide input
 
row and output column IF signal access. Logic control signals and supply
 
voltages are connected to the channel via the 31 pin MDM connector located
 
at the rear of the channel module. Each channel module is a self contained
 
input row or output column. This design is readily expandable to any switch
 
matrix size.
 
The switch matrix is readily assembled by attaching the input and output
 
channel modules, which are mechanically identical, to a mounting plate. The
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plate serves in the alignment of the channel modules and as part of the IF
 
signal interconnect system between input and output channels.
 
The control logic assembly consists of two multilayer printed wiring
 
boards. Each board contains 122 integrated circuits and a small number of
 
discrete components. Total heat dissipation of each board is approximately

11 watts, necessitating special heat sinks to transfer heat from under the
 
components. The heat sinks were chemically milled six-ounce copper foil,
 
plated and bonded to both sides of the printed wiring boards. Heat is removed
 
from the boards by thermally conductive card guides (Figure 2.7). The card
 
guides were riveted to the bottom plate of the switch matrix assembly.
 
The switch matrix is assembled by mounting the channel housing assemblies
 
and the control logic printed wiring boards into the matrix housing shown in
 
Figure 2.6. The switch matrix is shown with the bottom plate open to facili­
tate testing of the control logic. The channel modules and logic boards are
 
interconnected by a flexible wire harness. The channel input/output RF con­
nectors protrude through openings in the matrix housing for ease of connection
 
when the matrix housing covers are in place.
 
2.4 RELIABILITY
 
Trade-off studies have shown that the optimum design for a 20 x 20 IF switch 
matrix based on weight, power consumption, and reliability is one that contains: 
* Wraparounds for redundancy
 
* Separate IC logic to control each GaAs FET switch in a crosspoint,

to eliminate single point failures
 
3 Channel construction of the input rows and output columns 
* A 32-bit logic interface address code.
 
Without redundancy the probability that any one of N inputs can be con­
nected to any one of N outputs at any time during a ten-year mission life was
 
calculated as 0.30065 with an assumed crosspoint reliability of 0.997. To
 
increase this probability of mission success, redundancy is incorporated using
 
the wraparound technique as shown in Figure 2.8. To illustrate, if the cross­
point at input row 2 and output column 3 failed, the substitute crosspoint of
 
row 2 would be activated permitting the signal to flow through the wraparound
 
amplifier to the redundant input line. Column 3 crosspoint would also be turned
 
on connecting the signal to the desired column 3 output. A successful wrap­
around must have its amplifier and two specific switches operating. However,
 
when more than one wraparound is available, there is considerable redundancy in
 
the switches of the wraparounds which permit an interchange of amplifiers. The
 
probability of success of a wraparound would therefore be the probability that
 
the amplifier is working successfully.
 
To evaluate the predicted reliability of a flight model 20 x 20 Switch
 
Matrix with a ten-year mission, the microwave switching crosspoint design of
 
the POC model and a control logic design in CMOS LSI technology were assumed
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for the analysis. The results of this analysis indicated a probability of
 
success which is dependent on the number of wraparounds; i.e.:
 
• Zero Wraparounds 0.19483
 
3 One Wraparound 0.66853 
5 Two Wraparounds 0.88408 
* Three Wraparounds 0.95929
 
3 Four Wraparounds 0.97678 
* Five Wraparounds 0.97916
 
The probability of success is then limited by the 40 input and output RF con­
nectors which have a probability of success of 0.98065.
 
Figure 2.9 shows the POC Model with one wraparound.
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2.5 SPECIAL TEST EQUIPMENT
 
In order to test the Switch Matrix POC Model, a special test set was de­
signed and fabricated. The test set is capable of sending crosspoint addressing
 
information in both manual and automatic modes. A 32 bit code is generated and
 
permits three Switch Matrix crosspoint locations to be updated simultaneously.
 
The total number of codes to be transmitted would depend on the number of
 
crosspoints to be updated. For a 20 x 20 Switch Matrix with five wraparounds,
 
nine data transfers would be required.
 
A block diagram of the special test equipment is shown in Figure 2.10.
 
There are two different methods to input data; one through thumbwheel input
 
switches, the second through internal PROM. The inputs are multiplexed into a
 
redundant RAM. The output control takes over multiplexing a single word at a
 
time, then latches the data to the front panel display and to the Switch Matrix
 
digital decoder logic. A separate control selects the rate of the read and
 
reconfiguration pulses. Capability is also provided for inputing an external read and
 
reconfiguration rate pulse. If a commercial variable word generator is used for
 
this purpose, the special test equipment has the capability of simulating an
 
on-board spacecraft computer operating in an SS-TDMA mode.
 
In the manual mode, one to three crosspoint locations may be inputed by
 
setting the thumbwheel switches, shown in Figure 2.11, to the desired switch
 
matrix crosspoint address. The read pulse and reconfiguration pulses are then
 
transmitted manually to the switch matrix. The test box display indicates which
 
crosspoint location has been selected.
 
In the automatic mode, nine read pulses are sent followed by a single re­
configuration pulse to update one entire matrix. The rate of completing an
 
update of the matrix is determined by the setting of the front panel rate
 
control, in steps between 2 usecs up to 128 usecs or by an external source.
 
Each read pulse transfers the 32-bit address code to the switch matrix. There
 
are sixteen different switch matrix configurations stored in the test equipment
 
PROM. Capability was provided for the option of selecting 1 to 16 different
 
matrix configurations to be transmitted before repeating the first matrix again.
 
The Special Test Equipment also supplies DC voltages to the Switch Matrix.
 
Power supplies were chosen with current limiting and over voltage protection,
 
with < 250 uV ripple, over a voltage range between 0 to 7 volts. Current and
 
voltage monitoring test points were also provided.
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SECTION 3.0
 
COMPONENT ACCEPTANCE TESTS 
3.1 MICROWAVE CROSSPOINT ACCEPTANCE TESTING 
Individual crosspoints were tuned and tested using a Hewlett Packard Frequency
 
Response Test Set. Each crosspoint was tuned to meet or exceed the requirements

of I dB bandwidth, insertion loss and loss ripple. As tuning was completed on a
 
crosspoint, the loss, ripple, I dB bandwidth and individual gate voltages were
 
recorded. Table 3.1-1 is a statistical summary of the insertion loss and 1 dB
 
bandwidth of 63 individual crosspoints. Given for each parameter are the spec.

value, the sample size, sample mean, range of parameter values, 959 confidence
level limits on the sample mean, prediction limits on next observation, tolerance
 
to contain 95% of population with 95% confidence, and the sample standard de­
viation.
 
Automated Network Analyzer (A.N.A.) testing was performed on a selected basis to 
verify the data taken on the Frequency Response Test Set and to confirm that the
 
parameters of phase linearity and VSWR would meet or exceed the design goals and
 
earlier predictions. Thorough A.N.A. testing was performed at the POC assembly
 
level and is discussed in Section 4.2.1. The data on the individual crosspoints
 
verifies the design readiness for integration and establishes that the design goals 

are being met.
 
Results of the statistical analysis for 1 dB bandwidth is shown in Figure 3.1-1
 
with a histogram of the data points. The range of data points was between 0.85 GHz
 
and 1.2 GHz with an average mean value of 1.055 GHz. Tight parameter process con­
trol can be achieved at the Microwave Integrated Circuit (HIC) substrate fabrication
level with the selected switch/amplifier crosspoint design. The major contributor
to any parameter variation would be from the GaAs PETS. No attempt was made during
 
POC fabrication to match GaAs FETS for specific crosspoint performance, although

the devices were tested upon receipt from Dexcel. Test results have indicated that 

there are no critical GaAs YET parameters for devices fabricated from a specific

wafer.
 
Crosspoint insertion loss as shown in Figure 3.1-2 exhibited a mean value of 10.75 

dB with a range of 6.9 to 16 dB. A feature of the crosspoint design is a select at
 
test resistor in the switch driver circuit (Figure 3.1-3) that provides the cap­
ability of matching the crasspint insertion loss throughout the switch matrix. As

stated above there were no critical GaAs FET parameters evidenced within devices; 
however, to reduce the insertion loss gain spread of the tolerance limits, a gain
specification for the GaAs YET would be desirable to reduce the time to match the 
gain of crosspoints at the select at test functions. 
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TABLE 3.1-1. 
INDIVIDUAL CROSSPOINT DATA STATISTICAL SUMMARY 
SPEC N X 
RANGE 
SM LG 
CONFIDENCE 
LIMITS 
ON X 
(1) 
PREDICATION 
LIMITS 
ON NEXT Xi 
(2) 
TOLERANCE 
TO CONTAIN 
95% 
(3) 
BANDWIDTH 1.0 GHz 63 1.05 GHz .85 1.2 1.04 1.07 .94 1.17 .92 1.19 .06 
INSERTION LOSS 15 dB 63 10.75 dB 6.9 16.0 10.25 11.25 6.75 14.76 6.1 15.4 2.0 
1. CONFIDENCE LIMITS ON THE POPULATION MEAN.
 
2. PREDICTION LIMITS TO CONTAIN THE NEXT OBSERVATION.
 
3. 	 TOLERANCE LIMITS TO CONTAIN 95% OF THE POPULATION. -a
 
0n
o0
 
00 
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SAMPLE STATISTICS FOR BW
 
NO. OF OBSERVATIONS 63 
AVERAGE: 1.05492
 
STANDARD DEVIATION: 0.05648
 
SMALLEST OBSERVATION: 0.85000
 
LARGEST OBSERVATION: 1.20000
 
CELL
 
.. OWER
 
FREQ ENDPT
 
BELOW
 
o.0.800
 
0 0.800
 
1 0.850 * 0 
 0.900
 
2 0.950 -*
 
26 1.000 ************* 4-+***** 
18 1.50****t****t* 
14 1.100 *4*4****** 
I 1.150
 
1 1.200 "
-
ABOVE
 
0 1.250
 
Figure 3.1-1. Observed I dB Bandwidth for Individual Crosspoint
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SAMPLE STAFISTICS FOR IL
 
NO. OF OBSERVATIONS 63
 
WrERAGE:: 10.75238 
STANDARD DEVIATION: 1.98802
 
SAL.-EST OBSERVATION: o.90000
 
LARGEST OBSERVATION: 16.00000
 
CELL
 
LOWER
 
FREQ ENDPT
 
BELOW
 
0 S.O0
 
0 5.00
 
I 6.00 * 
4 7.00 ** 
6 8.00 ***** 
12 9.00 *
 
10 10.00 **** 4*
 
11 11.00 *4*4**
 
8 12.00 44444444 
8 13.00 -*4444*4 
2 14.00 *­
0 15..00
 
1 I%.00 ­
0 17.00
 
ABOVE
 
o18.00
 
Figure 3.1-2. Observed Insertion Loss for Individual Crosspoints.
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Q2 
5SR! 
[ -.*OUT 
-4V >0, 0 
r- a 
Figure 3.1I-3. GaAs FET Switch Driver 
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3.2 CONTROL LOGIC TEST RESULTS OF POOR QUALITY 
The test results for the decoder boards and High Speed Logic (HSL) switch
 
drivers of the "30/20 GJz Switching Matrix" are discussed here. These tests
 
were completed usingj the "30/20 GHz Digital Control Circuitry Test Procedure."
 
The results of the decoders and drivers tests are tabulated in Table No.1
 
and Table No. 2, respectively. Both tables summarize the results of power
 
and timing measurements. Average values reflect the general characteristics
 
of the circuit, however, minimum and maximum values indicate the variations
 
from different circuit assemblies.
 
Figure No. 1 and Figure No. 2 are typical timing measurements taken at
 
the digital control circuit. The driver assembly and the RF channel assembly
 
are connected to the decoder board. The switching command and reconfigure
 
pulse are provided by "the Decoder Test Box". The rise/fall time of the
 
switching pulse, as well as, the 50%:50% propagation delay of the switching
 
pulse with respect to the reconfigure pulse are measured at the output of the
 
driver (the collector of the transistor). This propagation delay results as
 
a function of the signal traveling through the decoder board, wires and the
 
driver board. The average rise and fall times are 15 nsec and 19 nsec,
 
respectively. The average switching pulse delay is 32 nsec. The power
 
consumption per board is 9.85 W @ + 5.00 V.
 
As shown in Figure No. 3, different data rates had virtually no effect
 
on the switching pulse rise/fall time or delays. However, the power supplies
 
do affect the switching speed as expected. Higher voltage causes faster
 
switching. A 2 nsec delay can be seen as the voltage is changed from + 5.50 V
 
to + 5.00 V and from + 5.00 V to + 4.50 V. The difference between the
 
switching pulse in Figure No. 1 and Figure No. 4 resulted from the fact that
 
Figure No. I was taken with RF channel assembly connected, but Figure No. 4
 
was not. The additional capacitance of the RF channel in Figure No. 1 shows
 
the response time of the waveform and attenuates the higher order frequencies
 
inherent in fast switching devices. Figures 5 and 6 are the switching pulses
 
at the output of the decoder boards without switch driver connected. Timing
 
measurements on the decoder boards is also shown in Table 1.B.
 
The characteristics-of the drivers are tabulated in Table No. 2. These
 
tests on the drivers were made without RF channel assembly connected. Power
 
consumption, depending on the number of crosspoints, varied for each subgroup
 
of the drivers. The average rise time of the switching pulse is 6 nsec and
 
fall time is 11.5 nsec. The average 50% : 50% propagation delay of the
 
switching pulse is 14 nsec. Typical timing measurements are shown in Figure
 
No. 7 and Figure No. 8.
 
The output of the driver swing between the high level at -0.7V ('ON'
 
state) and low level at -3.8V ("OFF" state), but the "ON" state will be biased
 
to different voltage by "Select By Test (SBT) resistor" to meet the require­
ment of each individual RF crosspoint.
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Table 1.A: Power Measurements of the Decoder Boards 
Avg. 
+5.OOV 
oard #I*Board#2 TwoBoards 
CURRENT MEASUREMENT OF 
+5V POWER SUPPLY 
+4.50V 
Board #1* TwoAvg.__ Board #2 Boards 
+5.50V 
Board#1* 
gonrd 
Two 
Boards 
00 
1.97 
*There are 
1.96 1.56 3.181.98 1.54 1.62 
two identical decoder.boards in the system. 
2.15 2.122.18 4.30 
00 
0 
Table I.B: The Timing Measurements of the Decoder Boards
 
Timing Measurement** 	 Timing Measurement**
 
Without HSL Driver 	 With HSL Driver
 
(nsec) 	 (nsec)
 
50% : 50% Rise Time Fall Time 50% 50%
 
Propagation Delay (10%;90%) (90%0/10%) Propagation Delay
 
Min Min O o
 
Rise* Fall* Avg. Max Avg. Max Rise- FallV
 
Avg Avg Min
 Avg 	 Min Avg 

Max Max Max Max
 
20 	 16 23 21 15 19 L8 32 30 32 3o024 25 15 20 35 35
 
* Rise, fall means a positive and negative going switching pulses, respectively. 
** Timing measurements were done at the output of the decoder board/at the output of the
 
switch driver for without HSL Driver/with HSL Driver incorporated. The reference is
 
the reconfigure pulse at the input of the decoder board.
 
Table 2.A: The Power Measurements of the High Speed Logic Switch Driver Boards
 
PWB #
 
A of Current Measurement of Current Measurement of the
 
S C -4V FET Power Supply +5V Power Supply

S R (mA) 	 (mA)
 
E 0
 
M S
B S All* Only* All On* All Off* Only One Onj 
All On-

L P Off One
 Avin** Mn** Min** iMin* 
Y T Avg- Avg Avg - AvgS On Max Max Max Max 
GI 21 	 219 57.5 74.8 415
 
G2 20 	 209 59.3 77.3 406
 
3 554 0 53.9 15 3 15.1 3 . 0 .
 
03 5 54.0 15.3 33.6 32.9 104.6 102-1
54.2 15.5 34.2 105.9
 
0.0 10.8
 
G4 6 64.3 15.5 33.9 122.1
 
o 	 G5 2 21.9 31.1 49.7 68.2 
0 	0 
...; 
G6 7 75.3 31.0 49.0 153.8 -0 
*0 
;a 	p
G7 3 32.4 29.4 47.6 82.8 	 V 
21.5 14.0 31.0 48.6 
0842614.6 	 32.7 31050.6 4­21.6 22.0 16.3 35.6 54.0 
46.0 63.8]
091 3 13. 2_4..2 35.1 27i9 
* 	 All ON = All crosspoints in channel "ON". All OFF = All crosspoints in channel "OFF". 
Only One On = Only crosspoint in channel "ON". 
Min only applies to those groups with 3 or more channels.
 
G9 has a wraparound channel amplifier which is always on.
 
Table 2.B: Output Voltage Swing and Timing Measurements of the High-

Speed Logic Switch Driver Boards
 
Switch Driver
 
Output Voltage Switching Pulse Timing Measurements (nsec)
 
Swing (V)
 
AvgM Rise Time Fall Time Propagation Delay'
 
Max (10% : 90%) (90% : 10%)
 
Min Min Min
Avg
Avg

-0.6 Avg 
-0.8 Max Max Max 
11.5 5 2
-3.8 -3.8 6 

-3.9 7 9 6
 
*Propagation delay is measured by 50%=50% referred to tze input clock signal.
 00
 
'o
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A
 
Fig. 1. 	Propagation delay for switching "ON"
 
pulse. "A" is a reconfigure pulse
 
at 
the input of the decoder. "B" is
 
the switching pulse at the output of
 
the driver (with RF channel incorpor­
ated). GND reference for "B" only.
 
A 
Fig. 2. 	Propagation delay for switching "OFF"
 
pulse.
 
32
 
Poop 
mmwn mm
 
Fig. 3. 	 "A'51 are reconfigure pulses. "BS's' 
are the corresponding switching pulses 
with the different data rates. [1], 
[21, [31, [4] and [5] are at the data 
rate- of 	 2, 4, 8 , 16 and 32 usec re­
spectively,
 
E taum~qm
 
Fig. 4. 	Power supplies may affect the switch­
ing speed. [1] is measured at +5.50V,
 
[2] at 	 +5.OOV, and [3] at +4.50V.
 
"A" is a reconfigure pulse as a ref­
erence.
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,4b
 
Fig. 5. 	Propagation delay for switching "ON"
 
pulse. "A" is a reconfigure pulse
 
at the input of the decoder. "B" is 
the switching pulse at the output of 
the decoder (without driver conneated 
A 
Fig. 6. 	Propagation delay for switching "OFF"
 
pulse.
 
NOTE: 	 Figure 5 and Figure 6 were taken
 
without RF channel assembly connected.
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Fin. 7. 	Driver switching. A is the external
 
clock at the input of "The Driver Test
 
Box" to deactivate the crosspoint.
 
"B" is the switching pulse at the out­
put of the drive.
 
2 
Fig. 8. 	Similar measurement as in Figure 5;
 
activating the crosspoint.
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SECTION 4.0
 
POC MODEL TEST DATA AND EVALUATION
 
4.1 POC MODEL FUNCTIONAL PERFORMANCE
 
The POC Design Goal specification and statement of work documents established
 
the performance requirements for the POC Model 20 x 20 Switch Matrix. This
 
section serves as an overview of the POG functional performances.
 
4.1.1 ELECTRICAL CONFIGURATION
 
Figure 4.1.1-1 is the selected POC Switch Matrix crosspoint distribution that
 
was assembled and tested. In addition to the required number of crosspoints
 
(57), four wraparound crosspoints and a wraparound amplifier were included to
 
confirm that the conceptual design of the wraparound method was feasible in the
 
switch matrix.
 
Connectivity was verified by extensive microwave testing. Control circuitry
 
required to command the routing of RF signals was composed of the switch driver,
 
decoder, and switch memory circuits. Reconfiguration rate was demonstrated to
 
be superior to the 2 microsecond requirement. Switching time as defined in the
 
POC specification document was impaired due partially to improved logic switch
 
rise and fall times. This is discussed in more detail in Section 4.2. The I.F.
 
was selected to be at 6.25 GHz based on analysis of the crossbar architecture;
 
however, the results of the first POC crosspoints indicating that the actual
 
center frequency was 6.5 GHz, did not significantly impact other functional
 
performances. Bandwidth and insertion loss requirements were known to be
 
critical technology challenges and great care was taken in developing better
 
devices through interfaces with Dexcel and through screening of the devices
 
suitable for use in a large gain bandwidth product design. Gain ripple and
 
phase linearity were found to be related to both gain and bandwidth (Section 4.2)
 
and were carefully traded off to determine the optimum design. As a result, loss
 
ripple and bandwidth were very near the design goals of 1.0 dB and 1.0 GHz
 
respectively. oPhase linearity measurements indicated that the earlier pre­
dictions of +80 max. for this design were very accurate. An interface problem
 
was encountered in the interconnect system which did not occur in the breadboard
 
or in the individual channel housings. Rework was performed which compensated
 
partly for the problem but some degradation in bandwidth and insertion loss
 
resulted. The rationale for the interconnect system was validated by the large
 
amount of isolation afforded by this system.
 
Input and output VSWR was recognized as another significant technology goal as
 
early as the architecture selection study. The results of the study were
 
verified by the measurements of the POC model. The model used in the study
 
showed that there would be peaks and nulls in the reflected power (equivalently
 
VSWR) frequency response due to the periodic structure of the cascaded direc­
tional couplers. The optimum design was to place the center frequency of the
 
crosspoint at a null, and have the peaks occur outside of the passband. The
 
nulls and peaks occurred as predicted; however, the amplifier passband was
 
shifted and hence in band VSWR was compromised. Noise and input signal level
 
are two parameters which were not only met or exceeded over the relatively wide
 
range of input signal level specified in the statement of work, but also over
 
the range which was determined to be desirable based on additional third order
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intermodulation and gain compression requirements. The analysis performed in
 
determining signal level and noise figure performance in the design phase
 
proved to be accurate as indicated by the POC test data.
 
4.2 TEST DATA ANALYSIS
 
The Detailed POC Model Test Plan specified the following parameters to be
 
measured in order to verify the E.F. Switch Matrix performance.
 
* Microwave Parameters (Automated Network Analyzer Testing)
 
* Noise Figure
 
* Third Order Intermodulation
 
*. Switching Speed
 
* Gain Compression
 
Test results of the above parameters are discussed in the following sections.
 
4.2.1 NETWORK ANALYZER TESTING
 
All of the POC crosspoints were characterized using the Hewlett Packard 8542B
 
Automated Network Analyzer (ANA) in order to verify the functional performance
 
of the switch matrix. The crosspoint amplifiers were initially tuned and tested
 
as a single crosspoint on a manually operated frequency response test set,
 
which is shown in Figure 4.2.5-1. The ANA served as a verification of the
 
parameters determined by the scalar measurement method and provided information
 
to confirm that the amplifier design had met or exceeded the predictions and
 
specifications of phase linearity and VSWR. From ANA characterization, the
 
following parameters were obtained for each of the switch matrix 61 crosspoints.
 
* Bandwidth
 
* Phase Linearity
 
* Insertion Loss
 
* Insertion Loss Ripple
 
* VSWR
 
* Isolation
 
Figure 4.2.1-1 shows a typical crosspoint ANA data plot before integration into
 
the POC model. This crosspoint exhibits a, 1 db bandwidth of 1 GHz at an inser­
tion loss of approximately 12.6 db. After integration of the crosspoint into
 
the POC model, the interconnect problem occurred and was corrected using the
 
two welded ribbon wires. Addition of the ribbon wires, which are in series
 
with the bandpass filter, detuned the crosspoint response as shown in Figure
 
4.2.1-2. Retuning of the crosspoint was completed without removing the two
 
microwave integrated circuit substrates from the channel assembly. Results of
 
the retuning are shown in Figure 4.2.1-3. Retuning had improved the bandpass
 
and insertion loss; however, the crosspoint could not be retuned to the original
 
band shape without removing the substrates from the channel. Since the inter­
connect problem was a process problem and not a technology problem, it was
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decided to retune 30 of the crosspoints without removing the' from the channels.
 
This decision was based on cost effectiveness.
 
The following figures illustrate the ANA data taken for each of the crosspoints
 
in the POC model. Figure 4.2.1-4 shows bandwidth, insertion loss, and ripple.
 
Figure 4.2.1-5 shows crosspoint nonlinear phase, Figure 4.2.1-6 input VSWR, and
 
Figure 4.2.1-7 output VSWR. Additional data is included in Appendix A.
 
OFF state isolation measurements were made, using the ANA, on a selected number
 
of crosspoints. Figure 4.2.1-8 shows a superimposed data plot with both stages
 
ON as a reference of the crosspoint insertion loss vs. the input and output
 
stages alternately turned OFF, and with both stages simultaneously turned OFF.
 
4.2.2 NOISE FIGURE
 
This test as outlined in the detailed test plan uses the Y factor method. A
 
noise diode of known excess noise ratio is alternately turned on and off while
 
monitoring the switch matrix output. The output on-to-off ratio is then related
 
to noise figure and thence output signal-to-noise ratio. This testis performed
 
in order to verify that the minimum output signal to noise ratio is greater than
 
35 dB. The noise figure of the total system shown in Table 4.2.2-1 is given by:
 
ENR
 
10
10 log
=
NF

T Y 
-
10 10 1
 
To calculate the noise figure of the crosspoint alone, the second stage contri­
bution of the mixer must be
 
NF - 1
 
NFI FT G1
 
where
 
NFT = Total system noise figure
 
ENR = Excess noise ratio of diode
 
Y = Y factor
 
NF1 = Switch matrix noise figure
 
NF2 = Mixer noise figure
 
= Gain of switch matrix
G1 

A representative path (3,3) will be used as an example.
 
Y = 0.34
 
NF2 = 6.5 dB
 
ENR = 15.15 dB
 
= 16.5 dB
G1 
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Figure 4.2.1-5. Frequency vs. Nonlinear Phase
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Figure 4.2.1-6. Frequency vs. Input VSWR
 
0 
FTOP 
GE SPACE DIVISION 
3.08 
POC MODEL TEST DATA FOR THE 1,1 CROSSPOINT (OUTPUT VSUR) 
2.88 ..........-. -4... ........ 
I , I I 
2.60.................... ..................... ~..... ...... 
I I2.6................................... 
41. 
2 . . .... . 
1.66........... 
........... ......... 
. ........ ....... ..................... ......................................  .. ..I - } .. -...... .......... .... .......... ......... ... .i...... ..... 
..J.......... 
................ . . . . . . .. . . 
t.2 . ...... . . ......... 
1.20 44-...............  
... .... !......... ......... 
.......... . ... 
0 
5.00 5.60 6.00 6.S0 
FREQUENCY GHz 
7.00 7.60 8.00 r 
Figure 4.2.1-7. Frequency vs. Output VSWR 
FTOP
 
GE SPACE DIVISION SWITCH MATRIX ISOLATION MEASUREMENTS
 
BOTH STAES OF
 
0 ..
1 -0
 
-10 .00 ..... ... . .... ...... L .... ...........
... ......... ..............
... .............  
.  ...... 

-20.00
 
- -' 0 ;
...... ."- . .......
.... . . ........ .. ........

-40.SUTPUT 'STAGEOF2. 

c ...­-66.00"UTPUT STRGE ,.,'-...... '. F 
..
 
2v-50.00 ..............
 ..
... .........
La r~o STOTH OFFs ~.2\PU F" 
-100.001
 
4.80 4.50 5.00 .68 6.00 6.58 7.00 7.50 8.00 
FREQUENCY GHz 
Figure 4.2.1-8. Frequency vs. Isolation
 
101.515 ORIGINAL PAGE [NFT 10 Log 0.034_ 1 OF POOR QUALITY 
= 10 Log 402
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4.47-1
 
NF1 

.022
 
= 245.5
 
= 23.9 dB
 
For a 1 GHz bandwidth, the noise power at the input is -84 dBm. The minimum
 
signal power required for the above crosspoint to achieve a 35 dB signal to
 
.noise ratio is given by:
 
Si = So/N + NF + Ni
 
= 35 + 24 - 84 
= -25 dBm -
In order to predict the worst case limit of noise figure performance that still
 
maintains a 35 dB output signal to noise ratio, we restrict the minimum signal
 
power to the range of.-20 to -10 dBm. -10 dBm is about 10 dB below the 1 dB
 
gain compression point, and our design goal is a 10 dB dynamic range of input
 
signal level. From this condition we find that:
 
NFmax= Si - So/N - Ni° 

= -20 -35 .1:84 dBm
 
= -29 dB
 
Output signal to noise ratio given in Table 4.2.2-1 has been computed for an
 
input signal level of -10 d~m or:
 
So/N = Si - Ni - NF
 
o o
 
= 74 - NF
 
All calculations are performed for F = 6.5 GHz.
 
4.2.3 INTERMODULATION DISTORTION
 
The test equipment used for this measurement follows the setup suggested in 
the Detailed POC Test Plan. This setup is presented here for reference as 
Figure 4.2.3-1. Two synthesized signal generators are programmed at slightly 
different frequencies (F1 = 6.500 GHz and F2 = 6.501 GHz). The two signallevels are independently adjusted for 0 dBm input power to 
the Switch Matrix.
 
A precision rotary vane attenuator is programmed to provide 0 and 10 dB atten­
uation to both signal paths. An H-P 8566A Spectrum Analyzer is used to
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Table 4.2.2-1 	 ORIGINAL PAGE E 
OF POOR QUALITY 
Switch Matrix Noise Figure
 
Path 	 NF S N
 
1,1 23.0 51.0 
2,2 22.6 51.4 
3,3 23.9 50.1 
4,4 22.7 51.3 
5,5 26.6 47.4 
5,4 23.5 50.5 
5,3 23.3 50.7 
5,2 24.2 49.8 
5,1 25.3 48.7 
1,2 23.6 50.4 
1,3 22.8 51.2 
1,4 24.6 49.4 
1,5 23.4 50.6 
measure the spectral output power of the switch matrix. The fundamental (F1
 
and F2) power is recorded in'absolute power level (dBm). The IMD (2FI-F2 and
 
2F2-F1) power is recorded in dBc referenced to the fundamental signals. Pre­
vious predictions and earlier measurements indicated that the 1 dB Gain
 
Compression Point would occur at 0 dBm, referred to the input. The design
 
goal for the switch matrix was to achieve an IMD response better than -35 dBc
 
for two signals at a power level that is 10 dB below the I dB Gain Compression
 
Point. The data is presented in Table 4.2.3-1 for two input power levels, 0
 
and -10 dBm. The 2F1-F2 and 2F2-F products are shown in decibels below the
 
desired fundamental signals (dBc). This shows that the design goal has been
 
met or in many cases has been far exceeded. Figure 4.2.3-2 which was generated
 
using the statistical averages of the IMD data, can be used to determine limits
 
of input power and IMD performance. For instance, if the -35 dBc distortion
 
requirement was the only factor limiting the input power level (disregarding
 
gain compression temporarily), then the input power could be increased to
 
-2.0 dBm, thus expanding the input dynamic range to about 20 dB. Conversely
 
with the input dynamic range restricted between -10 and -20 dBm, the IMD per­
formance is better than -50 dBc.
 
4.2.4 SWITCHING SPEED
 
Figure 4.2.4-1 shows a block diagram of the switching speed test setup. The
 
switching speed measurement is accomplished by monitoring an output column with
 
a sampling scope while toggling between two input rows, using the.control logic.
 
For example, Figure 4.2.4-2 was taken with the sampling scope monitoring output
 
column 1 while the logic toggles between input rows 2 and 1. Included in the
 
figure with the RF envelope is the control logic reconfiguration pulse. Switchin
 
speed was defined by measurement of the RF envelope as shown in Figure 4.2.4-3.
 
Switching speed in the POC model was measured at an average value of 24.9 nsecond
 
as compared to the breadboard measurement of 12 nseconds. Evaluation of the
 
problem found that the row being turned off was switching at a faster rate in
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Figure 4.2.3-1. Incermodulation Distortion Test Set-Up
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Table 4.2.3-1 
Third Order Intermodulation
 
IMD PRODUCTS
 
2F1-F2 (dBc) 2F2-FI (dBc)

~Crosspoint 
Path P1 = 0 dBm -10 dBm P1= 0 dBm -10 dBm 
(1,1) -31.3 -51.5 -30.9 -52.0
 
(1,2) -34.7 -56.0 -34.4 -55.0
 
(1,3) -35.9 -54.8 -35.9 -55.4
 
(1,4) -37.7 -55.8 -37.6 -56.0
 
(1,5) -31.2 -52.5 -31.0 -52.0
 
(1,20) -44.5 -61.0 -44.3 -61.0
 
(2,5) -26.3 -50.3 -26.3 -51.0
 
(2,2) -25.5 -49.8 -25.5 -49.4
 
(2,1) -30.5 -51.7 -30.4 -51.9
 
(3,1) -25.8 -49.1 -25.7 -49.6
 
(3,3) -37.2 -54.8 -37.1 -55.7
 
(3,5) -28.3 -51.5 -28.2 -51.5
 
(4,5) -31.4 -53.1 --31.3 -52.8
 
(4,4) -24.5 -43.7 -24.3 -44.0
 
(4,1) -30.6 -46.8 -29.9 -45.9
 
(5,1) -31.4 -53.3 -31.1 -51.9
 
(5,2) -28.1 -50.9 -28.2 -51.3
 
(5,3) -25.6 -48.7 -25.4 -48.3
 
(5,4) -31.5 -54.0 -31.5 -53.9
 
(5,5) -35.6 -53.7 -35.0 -54.6
 
(10,1) -21.4 -45.0 -21.3 -45.2
 
(10,2) -33.6 -53.2 -33.4 -54.0
 
(15,2) -41.8 * -41.4 -59.0 
(15,1) -34.4 -56.7 -34.3 -55.0
 
(20,1) -28.8 -54.0 -28.7 -54.0
 
(20,2) -25.9 -38.3- -25.8 -37.8
 
(20,20) -54.2 * -51.7 * 
*Not accurately measurable ( -59 dBc)
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Figure 4.2.4-1. Switching Speed Test Set-Up
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Figure 4.2.4-2. Switching Speed Measurement
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Figure 4.2.4-3. Switching Speed Definition
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the POC model (Figure 4.2.4-4) due to the reduction of 'stray capacitances be­
tween the logic switch drivers and the gate circuit of the switching RF GaAs
 
FETs. Figure 4.2.4-4 also shows the switch driver pulse that controls the gate
 
of the GaAs FET. Since the POC model GaAs FET is switching off faster than the
 
breadboard, by definition of switching speed the result is an increase of
 
switching speed. The other cause of increased switching speed is due to the
 
turn-on gate bias range of the GaAs FET. Figure 4.2.4-5 shows the gate logic
 
control pulse in relationship to the RF envelope of the FET that was turned on.
 
The difference in switching speed was found to be caused by the narrow range of
 
GaAs FET gate voltage vs. gain at the top of the bias/gain curve. In the off
 
state the GaAs FET gate is biased at -4 VDC, whereby the bias is switched to
 
approximately -0.5 VDC for the on state. Full amplifier turn-on does not occur
 
until the gate bias reaches approximately 95% of its final value. The slope
 
of the turn-on voltage time constant therefore controls the switch on time of
 
the GaAs FET. Switching the GaAs FET off is accomplished within 3 nseconds.
 
This problem can be resolved by additional design effort within the logic
 
switch driver and GaAs FET bias circuits. It was considered a design problem
 
and not a technology problem, therefore rework of the switch crosspoints was
 
not considered cost effective at this time.'
 
4.2.5 GAIN COMPRESSION
 
One dB gain compression as a function of frequency measurements were performed
 
using the test set-up as shown in Figure 4.2.5-1. This set-up is the conven­
tional frequency response arrangement which is discussed in detail in H-P
 
Application Note 155 with two exceptions. First, B/R (loss) is displayed on
 
the left channel simultaneously with B (P ) on the right channel. The
 
out

reasoning behind this will be apparent later. Secondly, the normalizer is used
 
to store the small signal loss of the crosspoint under test. The normalizer is
 
used to display the loss-memory. This establishes a reference line since loss
 
and memory input are equal. As the power level is increased, the crosspoint/
 
amplifier begins to compress increasing the loss and hence causes the loss-memory
 
trace to deflect from the reference position. The power level at which this
 
deflection reaches 1 dB in any portion of the 1 GIz bandwidth is defined as
 
the 1 dB compression point. The output power is measured directly with the B
 
detector. The input power level is determined by adding the loss of switch
 
(small signal) to the output power.
 
The 1 dB gain compression point measurements were made on a representative
 
sample of crosspoints. The data of Table 4.2.5-1 are the results of these
 
measurements. Compression was observed first for the higher frequency as
 
expected since the device gain decreases with frequency. The input power
 
required for 1 dB gain compression is nominally between -1 and 0 dBm, which
 
agrees with previous predictions and observations made during IMD measurements
 
where the input power level was programmed to 0 and -10 dBm.
 
4.2.6 STATISTICAL ANALYSIS
 
The previously mentioned performance parameters of the POC model switch matrix
 
will now be examined in more detail. The statistics of the observations are
 
useful in predicting limits for the performance parameters of a fully populated
 
matrix.
 
Table 4.2.6-1 is a summary of the POC model test data statistics. Given for
 
each performance parameter are the specification value, the sample size, the
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Figure 4.2.4-4. Switching Crosspoint "Off" 
Figure 4.2.4-5. Switching Crosspoint "On"
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Figure 4.2.5-1. Frequency Response & Gain Compression Test Set
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Path 

i,1 

1,2 

1,3 

1,4 

1,5-

1,20 

2,4 

2,3 

2,2 

2,1 

2,5 

3,5 

3,4 

3,3 

3,2 

3,1 

4,1 

4,2 

4,3 

4,4 

4,5 

5,5 

5,4 

5,3 

5,2 

5,1 

10,1 

10,2 

15,1 

15,2 

20,2 

Pout @ 1 dB 

Compression 

-14.0 

-15.0 

-16.0 

-15.0 

-13.4 

-15.2 

-16.3 

-15.2 

-17.8 

-17.6 

-18.0 

-14.0 

-13.0 

-14.0 

-15.0 

-18.0 

-18.0 

-17.0 

-17.0 

-17.0 

-15.0 

-15.4 

-16.4 

-16.0 

-15.0 

-15.0 

-18.0 

-16.7 

-17.7 

-16.7 

-18.7 

". =P -SSL
in out
S.S.L. 

13.0 -1.0
 
14.3 -0.7
 
14.1 +1.9
 
15.5 +0.5
 
13.5 +0.1
 
17.9 +2.7
 
14.2 -2.1
 
14.8 -0.4
 
13.3 -4.5
 
13.7 -3.9
 
13.7 -4.3
 
-13.7 -0.3
 
-15.2 +1.8
 
-15.2 +0.8
 
-15.2 +0.2
 
-13.0 -5.0
 
-14.0 -4.0
 
-14.5 -2.5
 
-18.0 +1.0
 
-14.0 -3.0
 
-14.5 -0.5
 
-17.5 +2.1
 
-16.2 -0.2
 
-13.8 -2.2
 
-14.2 -0.8
 
-15.6 +0.6
 
-13.7 -4.3
 
-17.9 +1.2
 
-21.0 +3.3
 
-21.1 +4.3
 
-19.9 +1.2
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Table 4.2.6-1
 
POC Model Test Data Statistical Summary
 
Spec 
Value N X 
Range 
Min. Max. 
Confidence 
Limits 
(1) 6 
Prediction 
Limits 
(2) 
Tolerance 
Limits 
(3) 
Center Frequency 3-8 GHz 30 6.52 6.25 6.73 6.48 6.56 0.11 6.29 6.74 6.24 6.79 
Bandwidth 1 dB 1.0 GHz 30 0.95 0.8 1.2 0.92 0.99 0.11 0.74 1.17 0.69 1.22 
Bandwidth 3 dB 1.0 GHz 30 1.24 1.05 1.42 1.20 1.28 0.11 1.01 1.47 0.96 1.52 
Insertion Loss 15 dB 30 16.1 13.5 21.3 15.3 16.9 2.17 11.6 20.6 10.6 21.7 
Gain Ripple 1.0 dB 13 1.1 0.5 1.8 0.86 1.32 0.38 0.22 1.95 0 2.3 
Input VSWR 1.2 13 1.3 1.2 1.4 1.31 1.38 0.06 1.22 1.47 1.17 1.52 
Output VSWR 1.2 13 1.4 1.2 1.5 1.34 1.45 0.1 1.18 1.61 1.10 1.69 
Signal/Noise 
Noise Figure 
Non-linear Phase 
35 dBc 
(113) dB 
1-5O 
13 
13 
13 
50.2 
23.9 
8.85 
47 
23 
5 
51 
27 
20 
49.4 
23.2 
6.4 
50.9 
24.6 
11.3 
1.21 
1.19 
3.99 
47.4 
21.2 
-0.2 
52.9 
26.6 
17.9 
46.4 
20.3 
-3.5 
53.9 
27.6 
21.2 
00 
. 
0 : 
Intermod Distoration 35 dBc 13 52 44 56 49.9 54.1 3.44 44.2 59.8 41.4 62.6 -0 
Gain Compression 1 dB (TBD) dBm 13 -0.58 -4.5 2.1 -1.70 0.53 1.85 -4.76 3.6 -6.29 5.12 
Switching Speed 10 nsecs 16 '24.9 17 32 22.8 27.1 4.0 16.2 33.7 13.3 36.5 
(1) 
(2) 
95% confidence limits 
95% prediction limits 
on the population mean 
to contain the next observation 
(3) 95% approximate tolerance limits to contain 95% of the population
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sample mean, limits of the 95% confidence interval on the population mean,
 
sample standard deviation, limits for the 95% confidence level of predicting
 
the next observation, and finally tolerance limi-ts to contain 95% of the popu­
lation with a 95% confidence level. It can be seen from this table that while
 
the sample mean may meet or exceed the design goals, the range of the parameters
 
is such that some observations are below the design goal. Deviation from the
 
specification is indicative of the process problems incurred during final inte­
gration.
 
The crosspoint/amplifier small signal parameters of insertion loss, ripple,
 
bandwidth and nonlinear phase are all interdependent. It was apparent from
 
the breadboard switch that the gain of the amplifier would have to be increased
 
which resulted in a reduction of bandwidth. Ripple and nonlinear phase are
 
known to be interrelated, however, the computer aided modelling performed in
 
the POC design indicated that there was also a tradeoff between ripple and
 
insertion loss. With a high Q device such as the dual gate GaAs FET, there
 
would be a high SWR present in the interstage and represents large ripples in
 
the gain shape. The ripple was decreased by inserting a small value series
 
resistor in the interstage; resulting in a subsequent reduction of gain. Thus
 
gain, bandwidth, ripple and nonlinear phase were carefully traded off to insure
 
the optimum design.
 
Input and output VSWR are dependent on the quality-of the termination and the
 
input connector as well as the coupling factor and the number of couplers in
 
the channel. The termination and connector were measured together and were
 
found to be better than a,i.ii:i VSWR. A mismatch of this magnitude in the
 
mainline of the coupler will be enough to cause the design goal to be exceeded.
 
As was evidenced by the breadboard effort there are many sources of mismatch
 
associated with the directional-coupler, but with the proper choice of inter­
connecting lengths these sources are designed to constructively add at frequen­
cies out of band. This was also apparent from the parametric tradeoff studies.
 
The VSWR figures of Section 4.2.1 show that the resonant frequencies of the
 
coupler discontinuity are indeed out of band; however, the base of the peak at
 
7.75 GHz is rather broad which leads to an undesirable increase in the VSWR
 
in the 6.0-7.0 GHz band.
 
A histogram for each of the parameters indicating the specific observations
 
are shown in the following figures.
 
4.3 POC MODEL FUNCTIONAL REQUIREMENTS AND TEST RESULTS COMPARISON
 
Table 4.3-1 lists the POC model performance requirements, the sample mean.for
 
each parameter, and the expected results from analysis of the design.
 
Gain, bandwidth, phase linearity, and ripple were carefully traded off to
 
insure an optimum design. Expected values for these parameters based on the
 
design model are ii dB insertion loss nominal, 1.0 GHz bandwidth minimum, 1 dB,
 
ripple (.5 dB maximum over 500 MHz), and +80 phase linearity. The measured
 
results confirm that the design concept has been implemented quite well. Input
 
and output VSWR does exceed the design goal and earlier prediction in a narrow
 
band sense; however, the measured results generally follow the prediction of
 
the coupled crossbar model over the I.F. range of 3-8 GHz. The reason for the
 
disagreement can be seen by examining Figure 4.3-1.
 
60
 
ORIGINAL PAGE [Z
 
OF POOR QUALITCY
 
SilAPLE STATISTICS ;OR FO
 
0. OF DESERVATIONS 
O )>fl(*. 
STt'iDARD DEJITION: 

SMALEST OBSERVTTMON: 

LARGEST OBSERVATION: 

CELL
 
LONER
 
FREO ENDPI
 
0 6.50 
0 5.200
 
1 6.250 * 
I i.300 -* 
0 6.350 
4 1.4Q0 4*4 
8 6.450 -4**4* 
4 ;..Soo** 
3 6.530 "*4
 
oo.O0 	 5. **00
 
I 6.630 "
 
6.700 '­5 6.750 
0 6.300
 
30
 
5.5170C.
 
0,10736 
6.25000
 
6.73000
 
Figure 4.2.6-2. Center Frequency (GHz)
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Figure 4.2.6-4. 3 dB Bandwidth (0Hz)
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Table 4.3-1 OF POOR QUALITY 
Parameter, Requirement Result Expected Result Achieved
 
I.F. 3-8 GHz 6.25 GHz 6.52 GHz
 
Bandwidth (1 dB) 1.0 GHz min 1.0 GHz min 0.95 GHz
 
Insertion Loss 15 dB max 11 dB 16.1 dB
 
Ripple 1.0 dB max 1.0 dB max 1.1 dB
 
VSWR (FWD) 1.2:1 max 1.2:1 max 1.3:1
 
VSWR (REV) 1.2:1 max 1.2:1 max 1.4:1
 
S/N 35 dB min 35 dB min 50 dB
 
Noise Figure N/A 24 dB nom. 24 dB
 
° 
nom. +8.80
+50 max +8
Nonlinear Phase-

Third Order IMD. N/A 35 dBc max 52 dBc
 
1 dB Compression (Input) N/A 0 dBm -0.6 dBm
 
Switching Time 10 nS max 10 nS max 25 nS
 
Figure 4.3-1 is a representative 6f the topology model used to simulate the
 
coupled crossbar mainline. The terminations are considered ideal. Since a
 
20 dB return loss termination is employed, this is a valid assumption. To
 
assess the worst case mainline VSWR, a 1 ohm resistor was used to simulate a
 
high reflection coefficient amplifier. The resistor does not allow for a
 
relative phase shift which would normally occur due to FET device variations.
 
The model does not include any inductance that results from the interconnecting
 
ribbon weld. By'trying to maintain equal spacing between adjacent carriers and
 
hence the periodic nature of the structure, the effect of the discontinuity
 
should be a minimum at 6 GHz and maximum at 7 and 8 GHz. The results show that 
the maximum VSWR occurred at 7.8 GHz and by analysis there should be a maximum 
at 3.9 GHz. The slight deviation from the expected results is attributed to 
the process related problem. The shift of the peak to 7.8 0Hz and the shift 
of the Amplifier passband center frequency to 6.5 GHz contribute to excessive
 
VSWR. This is seen from the fact that the maximum VSWR occurs at the upper
 
edge of the passband. Noise figure, third order IMD, and 1 dB compression were
 
all well within expectations based on the performance of the breadboard.
 
Switching time represents the most significant departure from the design goals,
 
and the breadboard results. The actual rise and fall times of the switch were
 
improved over the breadboard effort while having the effect of increasing the
 
switchin time.
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CRITICAL REVIEW OF POC DESIGN
 
Experience in the fabrication and test of the POC model have indicated features
 
of the present design to be evaluated prior to the design of a flight model
 
switch matrix. Some of these considerations were analyzed during the Task I,
 
1982 Switch Matrix-Design, and the Task V, POC Model design, efforts of the pro­
gram; however, they are reiterated as a summary of features that would require
 
additional design consideration.
 
5.1 CROSSPOINT GAIN BANDWIDTH
 
Gain bandwidth of the individual switch crosspoints is a function of the GaAs FET.
 
It would be most desirable to add to the GaAs FET specification a tighter toler­
ance limit of gain at a specific frequency. This would reduce the range of device
 
parameters so that improved process controls could be achieved in the tuning and
 
test of the individual switch crosspoints. Consideration should also be gii.en
 
to the integration of the logic bipolar switching device and the GaAs FET gate
 
bias resistors to the microwave integrated circuit substrate. This would aid in
 
tuning the amplifier, minimize the time required to set the gain of a crosspoint,
 
and reduce stray capacitances within the switch driver circuit. Reduced capaci­
tance would result in faster crosspoint switching speeds.
 
5.2 SWITCH DRIVER DESIGN
 
The GaAs FET gate bias turn-on time constant problem that was discussed in
 
Section 4.2.4 would require additional design effort to increase switching speed,
 
as currently defined. One method to consider would be to drive the FET gate
 
from a higher voltage source which would permit operating the gate on the fast
 
rising portion of the gate pulse. The voltage would be clamped at the appropri­
ate gate bias level to avoid overdriving the FET. From the results obtained in
 
the POC model, this new method should decrease the switching speed to less than
 
10 nanoseconds. Integrating the bipolar switch driver onto the MIC substrate
 
as discussed in 5.1 would also help increase switching speed.
 
5.3 INTERCONNECT SYSTEM
 
Further tolerance studies of the materials used in the interconnect system must
 
be completed to improve process control during fabrication and assembly of the
 
channel modules. Tolerance variation between the MIC substrate to the connec­
tor pin was measured and found to be within the anticipated range of 10 mils.
 
This required a service loop in the ribbon wire connecting the pin to the MIC
 
pad, which resulted in detuning of the bandpass filter. Another approach to be
 
evaluated would be to remove the interconnect system from the bandpass filter.
 
This could be accomplished by designing the filter into the input circuit of
 
the first switch/amplifier stage, and the output circuit of the second switch/
 
amplifier stage. The interconnect system would not be a part of the filter
 
frequency determining elements. This method would provide the required isola­
tion between amplifier stages without being a part of the filter.
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5.4 CUSTOM LOGIC LSI DESIGN OF POOR QUALITY 
The logic design for the POC model was implemented using packaged integrated
 
circuits and discrete bipolar devices. This approach worked well for the POC
 
fabrication as it proved system feasibility at a reduced cost. A size penalty
 
was exhibited by the number of integrated circuits contained in the two logic
 
printed wiring boards that were required to address sixty-one active crosspoints.
 
For a flight model switch matrix, it is highly recommended to implement the cus­
tom LSI logic design, as discussed in detail in the Task 1 1982 Switch Matrix
 
Design report. The approach taken for the LSI design would result in a smaller
 
package size and would be readily expandable to matrices of sizes other than
 
20 x 20.
 
5.5 CABLING
 
The cabling method used in the POC model consisted of a multiwire harness which
 
was functional for this build; however, the harness would become bulky for a
 
fully populated 20 x 20 matrix. For flight model implementatiofi, a flex wire
 
system would be desirable. By implementing the custom logic LSI design'as
 
discussed in Section 5.4, this system would reduce the number of wires routed
 
to the channel modules and would therefore result in a smaller flex wire
 
system.
 
5.6 SWITCH MATRIX SIZE
 
The main mechanical supporting member of the Switch Matrix design is the base
 
plate. The channel modules are directly attached to the base plate and are
 
completely inclosed so that no'further environmental or electrical protection
 
is required. For the POG model design, a housing was used as a support for the
 
base plate and the two control logic printed wiring board assemblies. For a
 
flight model switch matrix, the control logic would be implemented with custom
 
LSI devices which, in most cases, would be assembled into the logic side of the
 
channel housings. The remaining addressing functions would be assembled into a
 
smaller housing that would be mounted to the base plate as indicated in the
 
Task I Switch Matrix design report. This would result in the elimination of
 
the housing used in the FOC model. The base plate would be mounted directly to
 
the spacecraft structure, resulting in a smaller switch matrix package. This
 
design approach could be utilized regardless of the switch matrix N x N size.
 
The width of a MIC substrate, within the channel assembly., is determined mainly
 
by the k N coupler; however, the height of the assembly is determined by the 
number of parts and filter size of the GaAs FET circuit. As shown in the POC
 
fabrication, excess space on the substrate was provided as a contingency. For
 
a flight model, the length of the input and output substrates could be reduced
 
which in turn would reduce the height of the channel modules.
 
5.7 CONCLUSION
 
During the course of the program, a switch matrix conceptual design was developed.
 
From this design, a breadboard 5 x 5 switch matrix was fabricated and tested.
 
Based on results of the breadboard effort, a design for the POC Model 20 x 20
 
switch matrix was completed. The design was fabricated using sixty-one active
 
switch crosspoints including one wraparound path for redundancy. Testing of
 
the FOC model was the last program task. The intent of the POG Model fabrica­
tion and test was to prove feasibility of the conceptual design to solve the
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problems of multibeam switching in an advance technology 30/20 Gliz SS-TDMA
 
communications system.
 
Key design goal requirements, such as bandwidth, insertion loss, high speed
 
switching and isolation, were the major design considerations throughout the
 
development program.
 
As predicted in the study phase of the program, the coupled crossbar architec­
ture has been proven to meet the established requirements. Its immunity to
 
single point failures makes it the most promising architecture for a system
 
mission life of ten years. This immunity is enhanced by the use of 15 dB
 
couplers on both input and output transmission lines. The 15 dB coupler
 
insertion loss provides more than adequate isolation in the event of a failed
 
switch crosspoint.
 
The dual gate GaAs FET is still considered to be the best device for the appli­
cation of microwave signal switching. It provides low power, high speed
 
switching with the only major parameter compromise being a tradeoff between
 
gain and bandwidth. The packaged FET worked well in the design which elimin­
ated hermetic sealing of the entire channel assembly.
 
The control logic with its 32 bit code addressing format exhibited no problems
 
during the fabrication and test efforts. The design concept was proven to be
 
feasible and would only have to be fabricated into a custom LSI package for
 
flight model implementation. The switch driver design concept worked favor­
ably but would require additional design effort to reduce the average switching
 
speed from 25 nsecs to the desired 10 nsecs. This was considered to be a de­
sign problem and not a technology problem.
 
One of the key switch matrix requirements was expandability of the selected
 
designs. Expandability of the design was proven by the fabrication of a
 
5 x 5 breadboard switch matrix assembly and the 20 x 20 POC model. The
 
channel assemblies were designed so that only the length of the channel is
 
changed dependent on the selected matrix size. Each of the input and output
 
crosspoint microwave integrated circuits are assembled on individual kovar
 
carriers. One set of carriers is added to the row and column channels for
 
each desired crosspoint of a N x N matrix. The length of the channel assembly
 
would therefore be determined by the number of required kovar carriers. The
 
base plate design remains the same with the only change being the plate length,
 
width, and number of interconnect holes to be drilled in the plate dependent
 
upon matrix size. Since the custom logic LSI design would consist of two basic
 
chips, the number of chips to be used would be dependent on the matrix N x N
 
size. These concepts have resulted in a switch mattix design that is readily
 
expandable.
 
Fabrication and test results of the breadboard and POC models have proven that
 
the selected switch matrix design is feasible for implementation into a flight
 
system. The program effort has shown that 1982 technology will provide a wide
 
band, high speed IF Switch Matrix up to an N x N size of 20 x 20. Reliability
 
predications of the design have indicated that the design would meet the re­
quirements of a ten year mission.
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This analysis is an update of the preliminary reliability studies com­
pleted for the Task 1, Conceptual Switch Matrix Design. The basic change is
 
the incorporation of the microwave switch crosspoint design utilized in the
 
'POC model. Since a discrete IC design was used in the POC model for the con­
trol 	and switch driver logic and a LSI custom design would be used for the
 
flight model, the original logic circuit assumptions used for the preliminary
 
analyses are valid for this update.
 
This document presents the theory, calculations, and results of the re­
liability analyses that have been completed relative-to a flight model 20 x
 
20 IF Switch Matrix.
 
6.1 	 THEORY
 
If no redundancy is employed within the switch matrix, the probability
 
that any one of n inputs can be connected to any one of n outputs at any time
 
during a ten (10) year mission is calculated as follows:
 
RN
P 

s
 
where P = Probability of success 
N Number of Crosspoints (n2)
 
R e AT = Probability of Success of One Crosspoint
 
T 87600 Hours (10 years)
 
A Failure Rate of a Crosspoint 
This matrix, for n = 20 and with no redundancy included, will result in a low
 
probability of mission success (0.30065 for ten years for an assumed crosspoint
 
reliability of 0.997). To increasd this probability of mission success, redun­
dancy is incorporated using the "wraparound" technique as illustrated in Fig­
ure 6.1.1.
 
6.2 	 GUIDELINES AND ASSUMPTIONS
 
To assess the reliability of the IF switch matrix using the "wraparound"
 
technique for redundancy, the following guidelines and/or assumptions were used:
 
1. 	 For success any input can be connected to any output at any time.
 
2. 	 Mission life is 10 years.
 
3. 	 Two crosspoints in a wraparound can be activated to connect an in­
put to an output if its crosspoint fails to close.
 
4. 	 No single failure in a crosspoint results in either a short between
 
an input and output line or a short to ground on an input or output
 
line.
 
5. 	 One wraparound (two crosspoints) can successfully connect an input to
 
any output if one or all crosspoints fail to close on an input row or
 
one or all crosspoints fail to close on an output column.
 
79 
ORIGINAL PAGE 19
 
OF POOR QUALITY
 
6. 	 A switchable amplifier is required in each wraparound to compensate
 
for loss of signal gain due to coupler loss in the second crosspoint
 
of the wraparound.
 
7. 	 Each input line and each output line requires a coax connector.
 
Each coax connector is a potential single point failure for the
 
overall switch matrix. The probability of success for the overall
 
switch matrix is then calculated as the probability of success of
 
40 coax connectors times the probability of success of the switching
 
matrix.
 
8. 	 A wraparound to be successful must have its amplifier and two specific
 
switches working. However when more than one wraparound is available,
 
there is considerable redundancy in the switches of the wraparounds
 
which permit an interchange of amplifiers. Therefore, the probability
 
of success of a wraparound is the probability that the amplifier is
 
working successfully. (Figure 6.2.1)
 
9. 	 The probability of success of the switch matrix was calculated by
 
using a truth table and is given by the general equation shown in
 
Figure 6.2.2.
 
WRPAROUN1D REDUNDANCY FORCROSSBAR SWITCH MATRIX 
END OF SWITCH 
OUTPUTS0 0 	 a o 
SUBSTITUTE 
/CROSS POINTPOINT20AILED CROSS 
Ta aEXTRA 	 OUT­INPUT,,-PUT 	 LINE 
END OF _ " SUBSTITUTE 
SWITCH .F CROSS POINT 
EXTRA INPUT LINE -
REROUTE CROSS.POINT WRAPAROUND LINE 
Figure 6.1.1.
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F 
z 3 
4-
Figure 6.2.1
 
Failure of Switch 1-1 can be corrected by:
 
1. Switches A and Amplifier A
 
OR 2. Switches B and Amplifier B
 
OR 3. Switches C and Amplifier C
 
Failure of Switch 2-2 can be corrected by:
 
1. Switches AD and Amplifier A
 
OR 2. Switches E and Amplifier B
 
OR 3. Switches F and Amplifier C
 
Therefore, for matrix success in the event of failure of switch 1-1 and switch
 
2-2, two of the three amplifiers must be working. In the wraparound switches
 
associated with the amplifiers, many combinations of switch failures can occur
 
before two wraparound paths fail. Therefore, the reliability of the switches
 
in the wraparound is essentially 1.0, when more than one wraparound is available.
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D3 R(N-4 ) , , w 
4
+ D4 .R(N- 4) ,Q W
 
+ [A3 - B3 _-D2 _ D 3 _D 4 ]*,R(N-4 ) ,*Q4 * W 
+ B4 .	 R(N-5) , Q5*W
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Figure 6.2.2. General Equation
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where:
 
P 
R 
N 
C 
Q 
W 
W2 
W 
W 
X 
S 
T 
W 
W 
3 
WX 
= 
= 
= 
= 
= 
= 
= 
= 
= 
t 
= 
= 
= 
SX 
Probability of success of the Switch Matrix 
Reliability of a crosspoint 
Number of crosspoints 
Number of crosspoints in a row or column of the matrix 
(T-R) Unreliability of a crosspoint 
Probability that one of X wraparounds is working 
Probability that two of X wraparounds are working 
Probability that three of X wraparounds are working 
Probability that all of the wraparounds are working 
Number of wraparounds 
Probability of success of wraparound 
(l-S) Unreliability of a wraparound 
Sum of the first X terms of the following equation 
Sum of the first (X-i) terms of the following equation 
Sum of the first (X-2) terms of the following equation 
The first term of the following equation 
+ X SX-IT + (X S(X-2)T2 + (Xx () (2))sX-3T3 + TX 
A1 N*(N ) 
A2 
A3 
B2 
B 
B 
N * )* 
N* ( ) * ( 
-
C2 C-i 
2*G C2 *( 1)* 
2 c-
B 2 2 (-1) 
) 
) * (-) 
(C) 
-
(C-2) (-
Figure 6.2.2. General Equation (Cont'd) 
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B5 2 C- * L- * 
2D4 2(*[-) C 3 4 5(-2) *C-3
B5 2*0C.(i2 _ 2)(3 o4.45(C-4)2(06
 
-1
2 C 

D 2 * C- * 12 * (C-2)2 3 
D3 ( C-1) * [(C-) + ( C-2)] [ * (-2 ) 2 
2
D C * (C-1) (C-2)2 0 [ 2(C-1)3 24 2F 
2 ) (C (C-3)
* **(0-2) 
C 2
D (C-1)2 (C-2)2 C-3 +6 C -3+ (03c(C-4]
7
52 32
 
72 3 (-2 
D 02 (C-1)2 (C-2)2 -3 ) 3 +(C-3)(-4)
 
2 (C-1)2 (C-2)2 15 ( 2 304)
[6C6(-) -3) 
D8 2 3 2 + 12 (C-3) + ( 
2
D c * (C- 2) 2 (C-2) 2 (C-3') 2~2 [4 (C- )] 
2 3 4 
2 2 2
c2 * ( 2-I) (C-2)2 (C-3) ( c-4) 
DO = c * (0i (-2) (3 (0*-4--
D10 c2 3 4 5 
D = 2 * 02 * (C-) * * (C-) (C-2) , (C-3) , (C-4) 
2 3 4 5 
Figure 6.2.2. General Equation (Cont'd)
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6.3 	RELIABILITY TRADE STUDIES
 
During the initial design stages, reliability trade studies were conducted.
 
The results of these studies has shown that the optimum design for a 20 x 20
 
IF switch matrix based on weight, power consumption, and reliability is one
 
that contains:
 
1. 	 Wraparounds for redundancy.
 
2. 	 Separate IC logic to control each GaAs FET switch in a crosspoint,
 
to eliminate single point failures.
 
3. 	 The optimum.building block for the switching logic (to control the
 
switch of each crosspoint) when considering the IC packaging com­
plexity and output pins, is a 1 x 25 matrix. The use of 25 of these
 
building blocks readily provides a 20 x 20 switch matrix with the
 
capability of providing up to 5 wraparounds.
 
4. 	 A 32 bit interface method of decoding the input logic to control the
 
switches of a crosspoint.
 
6.4 	CROSSPOINT RELIABILITY ASSESSMENT
 
6.4.1 GENERAL
 
Each crosspoint has two GaAs FET switches in series that are RF coupled
 
to and isolated from the input and output lines. Each GaAs FET switch is
 
controlled separately by IC logic so that the only single failure mode for a
 
crosspoint is the failure of either GaAs FET switch to latch closed.
 
If either'GaAs FET or its associated IC logic fails to close, two switches
 
in a wraparound circuit-can be closed to provide an alternate path for the
 
signals, thereby eliminating this potential single point failure. If either
 
GaAs FET switch or its associated logic fails so as to close the switch
 
inadvertently the other series switch can be commanded open by its IC logic.
 
The probability that both switches will fail closed at the same time is a
 
double failure with an extremely low probability of occurrence.
 
6.4.2 IC LOGIC FAILURE RATE CALCULATIONS
 
The decoding of the switch control signals, drivers and latch circuits
 
required to switch the GaAs FETs off and on are contained in IC devices. The
 
failure rates for these IC devices was calculated in accordance with the
 
equation,
 
(C2 + C3) -ITE]T 2 * 10
- 6 
Ap =TQ [C1 TT1TV + 
failures per hour, of Section 2.0 of MIL-HDBK-217C, Notice 1, for ICs. To
 
this failure rate is added the failure rate of .00008 x 10-6 per solder joint
 
and .000006 x 10-6 for each hole on the printed wiring board times the number
 
of pins of each IC. The calculated failure rate of each IC including its con­
nection is as follows:
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Rower Dissipated = 0.2W
 
Number Pins = 52
 
T = 40 + 25 * .2 = 45
 
ITT 4
 
C = .01714
 
C= .00091
 
C4 = .035
 
1= 0.5
 
Et	= 1
 
= 1
 
V= .2872
 
.49 * .2872 + (.00091 + .035) * i] * 1 * 10
- 6 
p= .5[.01714 * 
* .000086 * 10 
6 
p= .01916 * 106 + 52 
106
 
= 	 .02363 * 
= 10Each Row Decoder = 1/3 * .02363 * 10
- 6 
.00788 * - 6 
2) 32 Bit Interface (Column Decoder and Drivers)
 
Number Gates = 550
 
Power Dissipated = 0.4W
 
Number Pins = 52
 
Tj = 40 + 25* .4 = 50
 
r = .707
 
C T= .02184
 
C = .00105
 
C = .035
 
-rr = 0.5 
E 1 
1T= .2938

V
 
- 6
 
p= .5 [.02184 - .707 * .2938 + (.00105 + .035) * 1] * 1* O
= 	 .02029 * 10-6 + 52 * .000086 * 10
- 6 
- 6
10

= 	 .02476 * 
- 6

- 6 

Each Column Decoder = 1/6 * .02476 * 10 = .00413 * 10
- 6 
A Crosspoint Driver = 1/50 * .02476 * 10
-
= .00050 *106 
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Number Gates = 50 
Power Dissipated = 0.3W 
Number Pins = 18 
Tj = 40 + 30 * .3 = 49 
W" = 0.66 
C1= .00877 
= .00062C2
C= .0071 
-4Q = 0.5 
E
 
L 
 
r= 	 .2924
 
-6

-

= .5 	[.00877 * .66 * .2924 + (.00062 + .0071) * ]* 1 * 10
.00471 * 10 6 + 18 * .000086 * 1o-6= 
= .006258 *106 
6

-

Each 	Latch = 1/5 - .006258 - 10 001252 - o
On some of these IC's, the gates associated with a particular crosspoint
 
are physically separated from the gates of other crosspoints. For these IC's
 
the calculated failure rate is divided by the number of crosspoints the IC
 
controls to apportion the failure rate to a crosspoint.
 
Examples;
 
1. 	 Each latch IC contains the circuits for control of one switch in 5
 
crosspoints.
 
2. 	 Each row and.column decoder/driver IC contains circuits for control
 
of one switch in 25 crosspoints.
 
6.4.3 RF SECTION OF A CROSSPOINT FAILURE RATE CALCULATIONS
 
The failure rate of the RF portion of a crosspoint was calcula'ted using
 
failure rate data from MIL-HDBK-217C, Notice 1, and other sources as shown
 
below.
 
(1/2 	of a crosspoint)
 
3 lOpf chip capacitors @ .0000085 .000025 MIL-HDBK-217C
 
1 5100 pE chip capacitor @ .0000169 .000017 MIL-HDBK-217C
 
1 Etch resistor .0001 MIL-HDBK-217C
 
16 Micro-strip conductors @ .0001 .0016 MIL-HDBK-217C
 
8 Welded ribbons @ .000218 .001744 MIL-HDBK-217C
 
1 Kovar carrier .0001 Engr. Estimate
 
4 Alum. substrates @ .0001 .0004 Engr. Estimate
 
1 GaAs FET .010 6 (See below)
 
.013986*10
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The failure rate of .010 x 10 for a GaAs is a conservative estimate based on:
 
1. 	 GE tesg data from accelerated life test on other programs MTBF = 
1 x 10 hours. 
2. 	 Information from RADC that they have data for TI power GaAs FET of
 
-

.0003 x 10 .
 
3. 	 Failure rate for a GaAs FET calculated in accordance with MIL-HDBK­
217C Notice 1 of 0.140 x 10-6 for 20% stress and junction temperature
 
of 500C. This base failure rate is the same as that for Silicon FETs
 
and is based on limited data.
 
4. 	 GaAs FET failure rate data presented in GE proposal of .0003 x 10- 6 .
 
- 6
 
5. 	 Aerospace (SAMSO) has concurred that a failure rate of .010 x 10
 
for a low noise GaAs FET is acceptable for use on the DSCS Program.
 
6.4.4 RF PORTION OF A WRAPAROUND AMPLIFIER FAILURE RATE CALCULATION
 
The failure rate for the RF portion of the wraparound amplifier was cal­
culated using failure rate data from MIL-HDBK-217C, Notice 1 and other sources
 
as shown below.
 
1/2 of Wraparound Amplifier
 
8 10 pf chip capacitors @ .0000085 .000068 MIL-HDBK-217C
 
4 2 pf chip capacitors @ .0000071 .000014 MIL-HDBK-217C
 
2 Etched resistor @ .0001 .0002 MIL-HDBK-217C
 
26 Microstrip conductor @ .0001 .0026 MIL-HDBK-217C
 
14 Welded ribbons @ .000218 .00305 MIL-HDBK-217C
 
8 Wire bonds @ .000218' .00174 MIL-HDBK-217C
 
1 Kovar carrier .0001 Engr. Estimate
 
2 Substrates Alum. @ .0001 .0002 Engr. Estimate
 
2 GaAs FET @ .010 .020 (Same as crosspoint)
 
.026406"10-b
 
6.4.5 CONNECTOR FAILURE CALCULATIONS
 
The failure rate for the input and output RF COAX connectors was calcu­
lated in accordance with Section 2.0 of MIL-HDBK-217C, Notice 1, as follows:
 
XP = Ab (FrE *TP "K ) 
= .0041 * (1 * 1.36 * 1)
 
10-6

= .005576 * 

The RF connection between the two GaAs FET Switches in a crosspoint is estimated
 
-
to be one half the failure rate of a coax connection i.e., .002788 x 	10 6.
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6.5 RELIABILITY PREDICTION OF AN IF SWITCH MATRIX
 
Figures'6.5.1 .thru.6.5.3 depict the Reliability Success Diagrams for a
 
20 x 20'IF Sk'Rch'Matrix containing wraparounds. The calculations for the
 
probability that the switch crosspoints will operate successfully over ten
 
years with zero thru five wraparounds are shown in Figures 6.5.4 thru 6.5.9-.
 
The probability that the 20 x 20 Switch Matrix will operate successfully over
 
a mission life of ten years is shown in Table 6.5.1.
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DRIVER] LATCH SWITCH C0N SWITCH LATCH DRIVER 
.00050 .001252 .013986 
PS 
= 
= 
.002778 
.034264 * 10 
­ 6 
.99700 
.013986 .001252 .00050 
ko 
Figure 6.5.1. Reliability Success Diagram 
Individual Crosspoint 
AMPLIFIER RF 
CONN 
E 
AMPLIFIER -, 
.026406 
PS 
.002788 
= .0556 *10 
= 
.99514 
.026406 0 0 
0 
Figure 6.5.2. Reliability Success Diagram 
Wraparound Amplifier 
0 
ROW 
DR 
COLUMN 
DECODER 
COAX 
CONECOR 
]LROW 
DEOE 
(40)WRAPROUN 
COLUMN 
EOE 
SWITCH 
ATRIX WITH 
EWRAPAROUNDS P SW 
SW 
(FUNCTION OF NUMBER 
OF WRAPAROUNDS) 
=o05576 
SDECODER DECODER 0Q 
(1 OF 3 REQ D ) 
= .00413 = .00788 
= .99999 
Pr 
PROBABILITY OF SUCCESS OF IF SWITCH MATRIX C 
D 
% "W" 
0 -Z 
0 > 
; I 
go 
Figure 6.5.3. Reliability Success Diagram 
IF Switch Matrix 
OF pOOR QUALITYRIG6NAL P01%I t 
PCiLTiON 3F PROBABILIEY OF SUCCESS 
~CH.~F NUNIS EOJITRED FE £iEESS 
ENTER TOTAL NUMBER OF CROSSPOINTS 
T00 
RELIABILITY
,3370 U 
:NC OF WR""S 
OF EACH CROSSPOINT 
RELIABIITY OF EACH WRAPAROUND
 
RELIABILITY OF Sw MATRIX WITH--

FAILJRE NO OF WAYS FAILJRE 
PATTERN PATTERN CAN OCCUR 
0 --
i 0.40000000000E US 
2 0.7SO00000000E 04 

i-I 0.7220uOOOOOOE 05 

3 0.4S00000000E 05 

1-2 0.27436000000E 07 

1-1-1 0.7797GOOOOOOE 07 

4 0.19380000000E 06 
1-3 0.17328000000E 08 
2-2 0.2537'300000E 08 
1-1-2 O.i4a6320000E 09 
1--I-i 0.5633766OOOOE 09 
S 0.62016000000E 06 
-

, 0
.73644l0U000E 08 

2-3 0.30887!60000E 09 

1-i-3 0.296308800UE 10 

2-2-I 0.82108728000E 10 

1-1-1-2 "0.42816621600E II 

I-I-I-I-I 0.28844881920E It 

6 0.I504000000E 07 
I-S 0.23566080000E 09 
4RAPAROUND REIABILITY
 
NR/NA RELIABILITY OF SW MATRIX 
0/0 

;/0 0. 

SJBTOTa 

J/0 0. 

2O 0. 

SJBTOTAL 

!/0 0.. 

210 0. 

3/0 0. 

SUBTOTAL 

1/0 0. 

2/0 0. 

2/0 0. 

3/0 0. 
4/0 0. 

SJBTOTAL 

1/0 0. 
2/0 0. 
21/0 . 
3/0 0. 

3/0 0. 

4/0 0. 

5/0 0. 

SUBTOTAL 

!/0 0. 

2/0 0. 

TOTAL 

0.300651E 00 
0. 
0.30065,EE 00
 
0.
 
0.
 
0.300651E 00
 
0.
 
0.
 
0.
 
0.300651E 00
 
0.
 
0.
 
0.
 
0.
 
0.
 
0.3006SIE 00 
0.
 
0.
 
0.
 
0.
 
0.
 
0.
 
0.
 
0.300651E 00
0. 
0.
 
0.300651E ,C0
 
Figure 6.5.4. Reliability of 20 x 20 Switch Matrix With Zero Wraparounds
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_,TEA [rFtL ,UHBER bF CROSSPOINTS 
=1400 
REL!lABILITY OF EACH CROSSPOINT
.99700 
N OF RAPS 
Li 
i{&ABILITY OF EACH ARAPAROUND
 
3.
9514
 
RELIABILLTY OF 3S'MAlRIX AITH--

FAILURE NO 'OF AAYS FAILURE . WRAPAROUND RELIABILITYPATTERN PATTERN CAN OCCUR NR/NA RELIABILITY OF SA IATR1X
 
0 -- 0/i 	 0.ZOOGSIE 00 
1 0,40000000000E 03 I/I 0.9S140E 00 0.3O'O9E 00
 
SUBTOTAL 0.500760E 00
 
2 0.76000000000E 04 !/1 0_995140E 00 0,205380E-01
 
1-I 0.72200000000E 05 2/1 0. 0.
 
SUBTOTAL - O.581348E 00
 
3 0.45600000000E 05 1/1 0.995140E-00 0.371698E-03 
1-2 0.27436000000E 07 2-1 0. 0. 
'I-I-I 0.77.9760000O0E 07 3/1 . 0. 0. 
SUBTOTAL 0.,81720E 00 
4 0.!9380000000E 06 ,t/I 0,.995.140E 00 0.47B34'1E-5O
 
1-3 0.17328000000E 08 2/1 0. 0.
 
2-2 0.2538300000E 08 2/i 0. 0.
 
1-1-2 	 0'.44446320000E 09 3/' 0. 0.
 
0-I-i 411 0.
O.55331SOOOOE ,09 0. 

SUBTOTAL - 0.681725E 00
 
0.620'6OOOOOOE O 11 0.99S140E 00 0.457701E-07
 
1-4 0.73544000000E '08 2/1 0. 0.
 
2-S 0.308871600002 09 2/1 0. 0,.
 
1-1-3 0.29630880000E 10 3/1 0. 0.
 
2-2-i 0.82108728000E :0 3/ 0. 0.
 
I-1"-1-2 0.42@16621600E 11 4/t 0. 0.
 
1-tI- -,- 0.2884488192UE I! 5/I 0. 0.
 
SUBTOTAL 0.S81725E 00
 
S O.IS504000000E 07 1/? 0.995140E 00 0.344309E-09
 
- 0.23565080000E 09 2/1 0. 0'.
 
TOTAL 0.681723E 00
 
Figure 6.5.5. Reliability of 20 x 20 Switch Matrix With One Wraparound
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OF POQR QUALITY
 
_;-z .':r)L IuIIBE JF CrUS'r'UINTS 
REIAJBIfiTY OF EACH CROSSPOINT
 
-.39700
 
10 OF WRAPS
 
z2
; E_TABI_7'fY OF EACH WRPPA.ROJND 
-995'11 
RELIABILITY OF SA 'IATRI"% WITH- 7 
FbILJRE NO OF WAYS FAILURE WRAPAROUND RELIABILITY
 
PATTERN PATTERN CAN OCCUR NR/NA' RELIABILITY OF SW MATRIX
 
..................-----------------------------------------------------­
0 -- 0/2 0.300651E 00 
I 0.40000000000E 03 1/2 0.999976E 00 O.31859E 00
 
SUBTOTAL 0.682SIOE 00
 
2 0.73000000030 04 1/2 0.99997SE 00 0.206880E-01
 
i-I 0.72200000000E 05 2/2 9.990304E 00 0.19483SE 00
 
SUBTOTAL 0.877893E 00
 
3 0.4S800000000E 05 1/2 0.39997GE 00 0.373SOBE-03
 
'1-2 0.27436000U0OE 07 2/2 0..990304E 00 0.222S52E-01
 
1-1-1 O.77376000000E 07 3/2 0. 0.
 
SUBTOTAL 0.900462E 00
 
4 0.19380000000E 06 '/2 0.999976E 00 0.n77SS2E-OS
 
t-3 0.17328000000E 08 2/2 0.990304E 00 0.422946E-03
 
- 2-2 0.25379300000E 08 2/2 0.990304E 00 0.619439E-03
 
1-1-2 	 0.44446320000E 09 3/2 0. 0.
 
0-.-I-I 4/2 0.
.56337630000E 09 0. 

SUBTOTAL O.901509E 00
 
S 0.3201 0000E 03 1/2 0.99997GE 00 0.45992SE-U7
 
1-4 0.73644000000E 08 2/2 0.990304E 00 0.540878E-05
 
2-3 0.30887160000E 09 2/2 0.990304E 00 0.2268SiE-04
 
1-1-3 0.29630880000E 10 3/2 0. 0.
 
2-2-1 0.82108728000E I0 3/2 0. 0.
 
-1-1-2 0.4281662160E ii 4/2 0. 0.
 
10I-I-I-i 0.28844881920E I1 3/2 0. 0.
 
SUBTOTAL 0.901537E 00
 
6 0IS&04000000E 07 1/2 0.999976E 00 0.3' 562E-09
 
1"-S 0.235660800002 09 2/2 0.990304E 00 0.520806E-07
 
TOTAL 0.901537E 90
 
Figure 6.5.6. Reliability of 20 x 20 Switch Matrix With Two Wraparounds
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ORIGINAL PAGE 1
 
OF POOR QUALITY
 
EPITE- TOT&L r' U,1B2R OF CROSSPUNIS 
REJ ABILITY OF EACH CROSSPOINT
 
=.39700
 
NO OF ARAPS
z3
 
RNEJASIL-TY OF EACri ARAPAROUND 
-.39514 
RELIABILITY OF SW MATRIX AITH--
FrilURE "NO OF WAYS FAILURE kRAPPROUND RELIABILITY 
PATTERN PATTERN CAN OCCUR NR/NA REL-flIBTY OF SW MATRIX 
0 -- 0/3 0.300651E 00 
; 0.40U0000000E 03 1/3 0.Q00000E 01 0.361867E 00
 
SUBTOTAL O.062519E 00
 
2 0.7600000O00E 1/3 O.IOODOO0 0.2u6885E-UI
 
i-i 0.72200000000E 05 0.ASE0-.196527E 00
213 0 

SUBTDTAL 0.273734" 00
 
3 0.4s600000000E 05 1/3 O.TOOOOOE 01 0.373S14E-03 
1-2 0.274360OJu000E 07 2/3 0Of992SE 00 0.224715E-01 
1-1-1 0".77976000000E 07 3/3 .0.985:9Ai 00 0.529441E-01 
SUgBDTAL 0.O36523E 00
 
4 0.,338U000000= 06 1/3 0.100DOE 01 0.477663E-US
 
i-3 0.17328000000E 0 2/3 0.392,292 00 0.427057E-03 
2-2 0.25378300000E 08 2/3 - O.399929E 00 O.625460E-03 
1-1-2 0.4446320000E 09 3/3 0.98nIS1E 00 0.I079S8E-01 
1-1-1-1 0.55337650000E 09 4/3 0. 0.
 
SUBTOTAL 0.=77376E 00
 
5 0.62016000000E 06 1/3 0.IO0000E O 0.459936E-07
 
1-4 0.73544000000E 08 2/3 0,399929E 00 0.S4613GE-0S
 
2-3 0.30887160000E 09 2/3 0.399929E 00 0.229056E-04
 
!-i-j 0.2963U880000E 10 3/3 0..913431= 00 0.21656GE-03
 
2-2-1 U.821.08728000= 10 3/3 0.985491E 00 0.600117E-03
 
1-1-1-2 0.q281662!GOUE I 4/3 0. 0.
 
1-1-1-1-1 0.288446819202 II 5/3 0. 0.
 
SUBTOTAL 0.3782222E 00
 
G 0.15504000000E 07 1/3 O.I000OE 01 0.345990E-09
 
0.23566080000E 09 2/3 .0999929E 90 0.525368E-07
 
TOTAL 0.978222E iU
 
Figure 6.5.7. Reliability of 20 x 20 Switch Matrix With Three Wraparounds 
95
 
ORIGINAL PAGE M 
OF POOR QUALITY 
ENTER TOTAL NUMBER OF CROSSPOINTS
 
=400
 
REIABIITY OF EACH CROSSPOINT + 
=.e9700 
PiO IF NRAPS 
=6 
RE-IABILITY OF EACH WRAPAROuND
=.39514 
REiABILITY OF SN MATRIX WITH--
FAILURE NO OF WAYS 7ALdRE ARAPAROUND RELIABILITY 
PATTERN PATTERN CAN OCCUR NR/NA RELIABILITY OF SW MATRIX 
0 0/4 0.300651E O0 
0.40000000000E 03 1/4 0.100000E 01 0.3Gi86?E 00 
SUBTOTAL 0.G62SISE 00 
2 0.7SO00000000E 04 !/4 0.!OOOOOE 01 0.20688SE-Oi 
I-I O.72200000000E OS 2/4 0,100000E 0' 0.lS965IE 00 
SUBTOTAL 0.879748E 003 0.'45600000000E 05 1/4 0.100000E 01 0.373514E-03 
1-2 0.27436000000E 07 2/4 0.100000E 01 0.224731E-01 
1-1-1 "0.7797'000000E 07 3/4 0.999S59E 00 0.S38&IBE-0 
SUBTOTAL O.9664SE 004 O.1938000oGGE 06 1/4 O.100000E 01 O.q?TSS3E-O5
1-3 0.17328000000E 08 2/4 O.100000E 01 0.42708?E-03 
2-2 0.25378300000E 08 2/4 0.100000E 01 0.G2Su4E-03 
1-1-2 0.44446320000E 09 3/4 0.999859E 00 0.105532E-O1 
1-I-i-i 0.5633766u000E 09- A/4 0.8807012 00 0.136177E-01 
SUBTOTAL 0.99208SE 00S 0.62OG000000E 06 1/4 0.100000- 01 0.45993GE-07 
I-4 O.73644UUOOOOE 08 2/4 0.100000E 01 0.546174--0S 
2-3 0.30887160000E 09 2/4 O.100000E 01 0.229072E-01 
1-1-3 0.2963080000E 10 3/4 0.9998S9E 00 0.2197245-03 
2-2-I 0.8210872800E 1O 3/4 0.999859E 00 0.608366E-03 
1-1-1-2 0.42816S21600E 11 4/4 0.980701E 00 0.3114177-02 
I-I-I-I-I 0.2B84488192UE iI 5/4 O. 0. 
SUBTOTAL 0.9960G5E 006 0.15S04000000E 07 !14 O.100000E 01 0.345390E-03 
I-S O235SsOOOOE 09 2/4 0.100000E 01 0.525905E-07 
TOTAL 0.996036E 00 
Figure 6.5.8. Reliability of 20 x 20 Switch Matrix With Four Wraparounds
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ORIGINAL PAGE 9'
 
OF POOR QUALITY
 
DITER TOTAL ,JUBER Oz CROSSPOINTS 
=a00 
ZEJIABILITY OF E±iCH CROSSPOINT 
=.9§700 
q3 OF .RAPS 
RELABILITY CF EACH ARAPAROUND

=.;9514
 
RELIABISITY OF SW MATRIX AITH--

FAILURE N0 OF I4AYS FAILURE WRAPPROJND RELIABILITY
 
PATTERN PATTERN CAN OCCUR NRINA RELIABILITY OF SA MTRIX 
0 -- 0/5 0.300GSE 00 
0.40000000000E 03 1/5 0.1O00O0E 01 0.361867 00 
SUBTOTAL 0.662519E O0 
2 0.7SUOOOOOQE 04 /5 3.1000002 01 0.20688SE-O!
 
1-1 0.72200000000E 05 2/5, 0.100,OOE 01 0.1865141L O0
 
SUBTOTAL 0.679748E 00

-3 0.45600000000E 05 
 1/5 0.0000E 01 0.373514E-03
 
1-2 0.27436000000E 07 2/5 O.100000E 01 0.224731E-01
 
1-1-I 0.77976000000E 07 3/5 0.939399E 00 0.G38708E-01
 
SUBTOTAL 3.96465E 00
 
4 0.19380000000E 06 1/5 0.IO0000E 01 0.q/7653L-U5
 
1-3 0.17323000000E u8 2/5 0.1000002O0 0.427087E-03
 
2-2 0.25378300000E 08 2/5 0.lUO0OOE 01 0.S2S0gE-03
 
1-1-2 U.444A6320000E 09 315 0.99999c 00 0.10954UE-0l
 
I--I- 0.56337660000E 09 4/5 0.339763E 00 0.1388242-01
 
SUBTOTAL 0.992350 00
 
5 0.820i0000002 06 1/5 O.IO0O00E 01 0.45993G-07 
1-4 0.73644000000E 08 2/5 0.iO0000E 01 0.546174E-O5 
2-3 0.30887160000E 09 2/5 0.100000E 01 0.2290?2E-0J4 
1-1-3 0.29630880000E I0 3/ 0.3999392 00' 0.219753'-03 
2-2-1 0.82108728000c i0 315 0.93299E 00 0;689c!2-03 
1-1-1-2 0.42815621600E 11 - 415 0.9997362 00 0.317471E-02 
1-1-1-1-I 0.28844881920E 1! 5/5 0.975335E 00 0.208777E-02 
SUBTDTAL 0.398480E 00
 
6 0.13504000000E 07 115 0.1O0000E 0l 0.34599U-09
 
I-5 0.235660800OOE 03 215 0.IO0000E 01 0.5259uSE-07
 
TOTAL 0.908480E 00
 
Figure 6.5.9. Reliability of 20 x 20 Switch Matrix With Five Wraparounds
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Table 6.5.1. 20 x 20 Switch Matrix Probability of Success
 
Pm =PC * pD pSW
 
No. of -
Wraparounds C D . SW M 
0 0.98065 0.99999 0.30065 0.29483 
1 0.68172 0.66853 
2 0.90154 0.88408 
3 0.97822 0.95929 
4 0.99606 0.97678 
5 0.99848 0.97916 
PC Coax Connectors
 
PD Row & Column Decoders
 
PSW Switch Crosspoints
 
PM Switch Matrix
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6.6 CONCLUSIONS
 
The General Electric flight model design for a 20 x 20 IF switch matrix
 
that employs wraparounds for redundancy and controlled by a 32 bit interface
 
logic is a reliable design. The actual" reliability is dependent on the number
 
of wraparounds. The overall probability of success for the IF Switch Matrix
 
is limited by the forty non-redundant coax input and output connectors. The
 
number of wraparounds to be used for an IF Switch Matrix will be dependent on
 
the reliability goals or allocations assigned by further system requirements.
 
99/100
 
APPENDIX A
 
POC MODEL
 
TEST DATA
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1,PH4 r14001 7.. 78 0 
.3 ZEP ,32 14:..:33 
C.tITCH MA.'TF;-:, POC MODEL -hTIHG 
REFERENCE LIND'.H'TEBOOK 386-L P42 
6,1 11N N -'201::41 
- -
FPEQ-MH V lp LOS:--DB 
F 0 P I AP D F 0 P IdA D
r.LJ .000 25 21 .98 
5060 000 :.' -3 21 .11 
I120 .000 .16 20 .71 
518 .0.00 1 3 20.67 
5240.000 .:2I': 20.81 

"300.00 .12 21 .03 
- 36 0 .0Q .12 21 .51 
420 .000 .09 22 .02 
480 .000 .. 09 22.39 
t,540 .000 :. .10 22.59 
600.000 .12 22.83 

-660.000 :. 11 22.9R 
5720.000 ,08 22.72 
5780.000 :. .n7 22.00 
5840 .000 .08 21 .13 
5900 .000 :. 09 20.45 
5960.000 :.) 7 19.79 
020 .000 :.9 1.8.70 

F-380.000 ,1 17.75 
814 .000 : .10 17.19 
620 0 .000 14 16.66 
6260 .90: .16 1.5-. 
6,-2O.0O 116 15.50 
: 000 . ,17 15.44 
h440 OO : .18 15.66 
K-500 .008 ,20 16 .28 
:.56.000 
.,20 16.44 

6.620.000 .15 16.10 

6,680.0_0 15 17 .93 

t.,740.000 	 .11 17.85 
O800 .08 09 17.60 
F-860. 0t0 .07 17.12 
h920. 000 0.3 17.66 
b980 .- 00 09 17.79 
7040.000 .14 17.62 

7100.000 117 17.37 

-1GO.8 
 0. '17.57 

7220 •000 G 18 .44 
7280 .000 :.-34 18.88 
340.000 ,34 19 .44 
400.000 .34 20.66 

460 .Eu0 0'S9 22 .33 

7520.000 :..42 23.46 

7580.000 .40 24.04 

7640.000 	 ,35 26.34 

,00.00030.60
.34 

760.000 33 32.39 

L,820-000 35 30.82 
1 880.o00 ,i 28.94 
7940 .000 . 2 .611,,
000 .000 : 29 6u 

FEF PLANE E:T.;M : INPUT= 

NPPILi ti= 4
 
'TH LO -3 
F ] RIJP.n 
19.21 
19. 

22.43 

24.57 
24.95 

24 .66 
25 .00 
26 .88 
27.42 
26.77 
25.10 

25.97 

27.86 

23.86 

28 .33 

27. 68 

29 .53 

27.78 

25.85 
26.41 

23.71 
22.56 

22.43 

22.23 

21 .71 

20 .73 
20.96 

23.35 

23.00 

25.40-

27.17 

29.97 

38.04 

277 

23.45 

22 .31 

20 .83 

1. 65 

16 .80 
16 .80 
16.70 

15.83 

15.19 

15.57 

16.46 

16.83 
16.95 

16.59 
17.38 

18.62 

i8 .88 

.00 TPPII= 
102 
.,IYIR 

R EVE P E 

1 .143 
1 ji 

13 
1 :.4 
1,s 

1 05 
1 49 
1.148o 
1 .05 
1 ,05 
1,03 

1:W 

1,:.9 

123 

1 .4 

1A,6 

1.2 

1,M7 

1 .:.5 
1 ,22 

1 .0 

1 P6 

1.1 

1 u7 
1 0? 
1 .0 
.:.3 
1.21 

1 .
 
1 .3 

1 24 

1 ..0 

1 .25 
1 .24 
1 ,23 
1 .:.2 
1 L7 
11,38 
. 0 
1,138 
1,., 

1 .5 

1 ,.6 

1 .2? 
1 .47 

2.23 
2.166 

2;42 ­
1,74 

1 ,22 

1 107 

,00 
LO ..- DB FR-i LOM 
REVERSE .EER.E 
86.11 37.04 
79.10 29.01 
81 .68 2 4.15 
85.34 23.57 
81.53 27.90
 
77 .56 1_31 . 60 
74 .15 27.47
 
90. 36 29_.28 
80 .46 32.30r 
71 12 31 .89
 
78.44 36.74
 
91.50 28.0
 
85.31 21.04
 
77.50 19.6?
 
84.01 23.49
 
79 15 30 . -3
 
75 10 24.87
 
70.75 29.36
 
78.54 23 .0 
78.19 2 .13
 
8..21 26.06
 
78.13 31 .24
 
71 .41 25 .99
 
77.4 29.20
 
77.09 26.33
 
71 .46 26.12 
80.12 24.08
 
86.43 20.62
 
76.38 23.10
 
79.93 24. 02
 
73.5'3 19.44
 
7.6.22 17.71
 
79.14 19 .08 
78 80 19.48 
87 .86 19 .87
 
76 74 24.69
 
rT -,' 186.41
 
72 .15 15.94
 
74 00 1T.79 
74 .14 15 .96 
74.21 16.07
 
72.84 2: .00
 
77.65 16.4'3
 
. 68.65 18.63,
 
76.61 14.43
 
71 .64 8.39 
73.4"1 6.87
 
'*-T .68 -- 7'..63 
77;69 11.34
 
74.81 20.04
 
71 .9.3 29 3
 
OUTPUT= .00 
ORIGINAL PAG 13 
OF POOR QUALITY
 
: ORIGINAiL PAGE ISOF POOR "QUALITY 
f-PM4 G14001 ?". ' . 0 :.3 CEP :2. 14:"'.:59 
.-WITCH MATP ::: P13C MODEL -E-TING 
-.REFERENCE LPf 'OTEBOOK 38C 2 P42 
6,1 fM tP.201::41,a 
5 .000 
I I I I I" 
I j I I 1 
I I I I 1 
I I I I 
I II{ I I 
:Div V---- I -- I - -- I --------------- I 
II I I 1I 
II I I I = 
I I I i I I 
[I I I I I 
- - -.-:- . .
I I I j I I .981 z -.- -- . . ZD - -- -- . r -L -
I I I I I I 
LLV iBBI I I ,q ­'-

I I I . I I 
5 I I FI 
5 0 I . ' I II _ I -L I 
I I I 
II / I I I I-
i . . I j I I 
-J . iII II I I I 
I I II I I 
I _ i _ 71lIII I I I .I l 
I Ij I I I I 
IIII I I II ,- I, 
I .1 I I .
 
230 I I I I 
H-0IEi:i T~ I t FREDlEC''f~H 
5000,A 300.00 "DI'a OOOM .0 
[IE2T FFRE£uIJENC '0rMZ 
10d3 
, ORIGINAL PAGE 1 
.,
6F pook, ~uaunI..
 
iPM4 G14001 7 0"-E .3 82 
" " " 41I TC'H r ATF;:: POC MODEL -E-:TIHCL 
PEFERENCE L-N] N[OTEBOOK: 38t:,-2 P42 
FRE]3-MH-' V,,O "LO -DB 	 AO) h.FR .I-I L8 Z C.:.R 0 RTH LO.?. R. 3- D -
FOFr[IARD] FO R F.0O P.I.d E Pl- E E R, E l, E V"..D A DhRRRE V, P. EV, It" E 

9000 .0J0 .26 30r.51 18 .92 1 0':4 T7;-D . 2-­3 3 

086-0. 000 2 4 308.3 6 193.46 1 0 2 84 .34 38 . rl
 
5120 .00 18 ". 30 .55 21 .81 1 04 81 .8 33..51?
 
5 180. 000- ": 14 3 0.84 2 3 . 1 1 I-U9 82 .0 97 .1_1
 
J240.000 .:..14 88 6 2"t.7 1 .5 o.13-'0 1 S 
.8l0 14 .7a I 53 

310 .8000"" 13 3 0_.9'4 24 .04 1 1t6 7 5.25 3 0.27­
';420 .000 1.1 3 1 .12 25.65 1 0 8 9 4. 04 28 .83
 
4 8 19 3 .2.. .,8 1 :.4 T'4 .7 6 23:.5:3
 
554-0.000 0C. 31 . G0 2-7.41 1 . -- 7 1 .49- 24 .i
 
CW6oo. 000 10 31 .1-3-. 26 21= . 04 7 .6 o3 .1
 
000 9 	 , 6 

5 c-88c. 30 2.3-,.6Lt 	 a'4..g G4._=: 
.. 6.'...  30.50 27.70 1 9. 9 30 .91
 
5720 .000 107 30 .04 214. 9:. -' 81 .56- 29.51
 
5780.088 .04 29-.5.3 3:3. 556 " 1 ,02 74 .66 3---.25":
 
.... 0 2:9 .01 32 .09 1 00,6 -79 .70 38 .10
,0 5 

5 	.500 10 G 28 .72 3,0.31 1 ,a4 8 ,07 i9.3 
-9,6 0 6 28..45. 30.59 1 .43 7",5,..56 15.02 

60280. 08 I0 z27. 59r 2 6. G- I ,41 71 .97 15.40
 
b0 80. 0 00 .13 26 .53 2A 17 1 ,:.9D -, .8132 21 .07
 
140 .000 .13 2 G.1I:7 2 4.J31 1 "7 82.42 22.29"
 
6200 .000 :..Is. ° .2 i,.18'3..71 20.9.46
26 2'1. 46 

63260 . 000 .21 26.82 20.39 1 .08'... . 4.4 27.84
 
2, .21 20.2-7 1 .:1 78.08 25-72
0. 00c0 236.8q0 P 

6,,8 .0 "'- 26 .74 20 ..25 1 ,:6 85..92 22 . 9
 
F,440.000.2'i 26 .57 2aO.. 1 7 4 .0-83
,7.. 

t.5 00.000 .2-: 26 .GC 198.869 1 ,:.9F &9 .93 21 .14
 
,560 .000 .21 2 G.17 20.54 1 1,110 77 27 20.71
 
h*-2 .000 :. 16 25.37 22.80 1 :.i 93.67 25.48
 
V-680.000 :. 14 25.34 a3.71 1,11,9 77.01 27.10
 
.;,740.000 .. 09 25 .... 27.42 1 .06 80 .66 30C 22
 
th800.000 :. 0I5 25 .26 32.01 1,06 75.4 30 5
 
6 860.000 .. 02 25 .44 408.70 1 , 08 73 .99 27 .8 1
 
P';920.000 :.03 25.43 .36.T9 11:.5 92.94 2"3.22
 
t-9808.000 ... 25 .47 24 .87 1 .21 77. 38C 20 .56
 
7040.000 .. 18 25.4.3 21.64 1 ,:7 74.21 22.17
 
7100.080 . 21 25.81 20. 4a 1 , w4 76 .10 13 3C
 
7160.000 .. 25 26.q3 19.18 I ,:3 68.57 24.52
 
7220.0130 ,..31 ....27 1 .43 l.,:.5 76.72 2 82
 
72 . 000.. ...92. 22 15.84 i ,:, 78: .58 2 ."3-.9L.
 
7.0 40.9 3,0 .14 15.83 1 , 582 .31. 94
 
74013.000 :..8- 3 .4 15.85 i ...o 84.62- 21.7
 
.'46A.090 :..42 33. 18 15.22 1'.20 78.55 20.69
 
...,0 .0800:, 46 '3 .94 14 .62 1 .,94 81.... 13 ! .42
 
75$0.0008 _.43 33..53 1 15 .05 1 47 . 68.79 14.36.
 
7640.000 :..,88 34.1& 15.91 1 ',J5 80.62 16.64
 
7700 .080 :. ,.36 3 6.97 1E,. 3 9 2 ,05 7 ..73 9 .25
 
7760 .000 :..,35 39.41 16.45 2.,6:4 69.61 6.92 
--82 0. 80 1 !S7 38.91 16.14 2 .46 "6 8 .8,3-:- -:-7-4 9 
780.40 3.- 47 16 .78R 1,78 73.65 1"1i 0 4
 
";"1?4. .3..0 ,30 35' .14- 17.79!,2 70.72 18 .5'r
 
0., 60 0 Cl1 .... 34 .7!. 18.07 1 o 8 69.32 27 . 7
 
F:EF PLANE E::T "1 111l : I PUT= .00 TRAN= ,0,0 OUTPUT= .017
 
HPAILI I I= 4 
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-ORIGINAL PAGE I5 
-OF POOR QUALITY 
r.PM4 C14001 S:.8.'T 0 >3 _EP 82 14'.4:11 
zulITCH MATP.:::: POC MODEL 
REFEPEHCE LP]f HOTEBOOK.SS 
6,2 ON HE200 ::41 
-EfTIlG 
-_ P42 
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P ~ ' 
-------------------.. T- . . . ..r. . '-- - . . . .t~ 7 r 5 
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I'--
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I 
I 
II 
I 
I 
. 
I 
L 
. . 
lI 
I 
-
I 
I 
I 
I II 
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ORIGINAL PAGE I3 
OF POOR QUALITY 
GPM4 G14001 7,':.8.'78 0 '.3 ]EP 32 141...0'31 
.IITCH Mi-TF"".., P C I'O-fEL -E3TING 
REFERENCE LHfl -OTEB'J'J 38',-2 P42 
1 ON NR'f202::41 
FPEO-MHZ 'V-,riP LO.S-fB .F!TN LOV.S YSIIOp L ::.--- D R-1 LO.3. 
9O00 .000 
F8-IAIRD 
.. .20 
FO .RPD 
22.24 
FOPWlPD 
21.00 
RE'EP ZE 
1.3 
PEVEP$E 
83.29 
REVEPC 
36,. 33 
E 
:.As 2I60.1001.67 21.63 1.07 7.8.86 28.95 
5120.000 :..13 21.60 24.53 1.:.3 94.79 24.12 
5180.000 .iG 22.05 26.27 1 :.4 81 .51 23.52 
5240.000 22.63 2 . '08- "- .7 
9300.000 
j360.000 
o' 
:.,cis 
23.16 
23.63' 
27. 671 
27.99 
I.j5
1 .01 
72.96 
75.16 
31.r.5 
27.72 
5420 .000 .07 24 .02 29.25 1 .08 79.43 28.71 
5480.000 .. 05 24.29 32.75 1 .05 77.04 33.0'3 
.. 540.000 :.04 24.39 33.33 1.05 74.42 32.28 
F600.000 :07 -24.33 29.69 1 .r 75 .26 37.4 
5660.000 . 6 24.08 30.37 1 , 8 78.00 23.22 
.720.000 06 23.94 30.73 1 :.9 -7 58 21 .10 
5780.000 ..04 23.833 34.11 1T-3 75.34 19.64 
7840.000 :..04 23.3.8 33.82 1:.5 74.32 23.38 
5900.000 86 
06.00004 
22.65 
21.90 
30.78 
33.29 
1 ,05
1.1.1 
75.28 
74.89 
31.67 
25.31 
6020.000 :..04 21.20 34.77 1 .J7 71.68 29.59 
030.000 :,05 20.65 33.02 1 :.6 82.14 .22.84 
,,140.000 :. .03 19.87 35.75 1 ,22 86.14 19.97 
f)200.000 
f.2,60 .000 
.,06 
:. .08 
19.11 
18.91 
30.38 
28.11 
1,.1 
1 .m6 
85.23 
73.02 
25.56 
31 .19 
.320.000 :.108 19.27 28.17 i,'.0 74.38 .26.84 
'.380.0 0 .. 0, 19."52 27.98 1 ,06 97.66' 31 .04 
.440.000 .. 09 19.53 27.03 1 .:.0 77.26 26.78 
6500.000 :.i.i 20.01 25.97 1 '.2 74.09 24.80 
6560.000 :10 20 .26 26.27 1 .:.5 79.78 23.18 
F362 0 .. 00 .04 20.11 33.25 1 .21 91 .15 20.55 
6680.00 0 .07 19.91 29.54 1 .:.3 75.55 24.03 
6740.000 .. 07 20.13 29.11 1..2 76.93 25.22 
k.8000 .00,10 19 .9 26.10 1 .24 76.36 19.29 
;860 .000 ,14 19 .7 23.93 1 .22 76 .26 17.26 
t.920.000 :..1i 20.50 22.36 1.27 74.29 13.42 
P.980 .000 :. .27 20 .52 1,3.57 1 ,25 74 .67 19 .08 
,040.000 .. 34 20.40 16.74 1.22 83.46 20.05 
7100 .000 .. ,37 20 .54 16.16 1 .0 85 .09 26.88 
"160.000 :.41 21.15 15.41 1,.,- 68.59 18.46 
220 .000 .48 21 .39- 14.21 1'9 75.98 15.31 
7280.000 :.58 22.43 13.00 1,.11 93.61 17.48 
7340.000 : .57 23 .50 13 .03 1 ,39 80.19 15.77 
7400.000 :57 25.23 13.03 1.1,8 80.47 '15.96 
"460.000 :..62 26.92 12.51 19.5 75.17 23.29 
7520.000 :..66 27.90 12.09 1 ,2;5 76.20 16.64 
7580.008 :.63 28.82 12.44 1.26 68.98 18.87. 
7640.000 .56 31.69 13.16 1,48 79.58 14.32 
7700.000 .,54 ,6.16 13.44 2,23 72.67 8.38 
7760 .000 ,52 37 .67 13 .70 2,65 69.'22 6.88 
QS20z000 .52 35 .88 13.75 2,42 : 70. 2" - .63 
78-0.000 :.44' 33.59 14.87 "' 174 78.04 1I. 3 
7940.00 0 .3 3.30 16.47 1,22 70.65 19'.J3 
u:080.000- .34 3 .31 16.77.T u 64.82 28.79 
FEF PLANE EIT .f'M.i1 IUPUT= .00 TPPfi= .00 "UTPUT= .00 
NPRILC 13= 4 
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.5.0000 
ORIGINAL PAOWi4eOF POOR QUA LITY, 
;PM4 G14001 7T'...'78 0 	 '.2 ?EP- 2 14-L".-26 
ZIhIITCH MAfP"X POC MODEL -EZTIHG 
PEFERENCE Lrf, NOTEBOOK1 38-2 P42
 
7,1 ,iH HA:202:.41 a 
i I I i I I 
I I i I iI I I I 
I I I I I I 
I I I I IaI 
i I 	 I - I - - - IIII 	 I I I I I 0000 	 I I i I I I
 
I I I I I
 
IIS. . I I - 1 .- . I . I I 
i I I I I I I 
I I I I I I I 
I I I 	 I I I II 
I I 	 I I I I I
.r - -rI - -- - -	 - - - I 
I I I I I I I I I 
I I I II I I 
---------------------------------------------- ----- ---------- 1L M D 
.... "IPItII . i TI._I .. Iii. . ." 	 II 2I9 
.... JJ 	_ __. 
Si1 	 7 II I I I I I i I i I 
_ 
I I I./_ I. I I . I II 
/ _ _II I ' I I I I I I 
----------------------------------------------.. . . . . . -4 . .. '- F-RE---
I i I I EiI 	 I FIEI 	 I '1 i I i IL I I25 0 3I.	 I. I I 
I I 	 I I I I I I I 
H E: I 	 P IflE CI Ni It I I 
I _ I , I Ii I I 1 1 ii
 
I ' I I I I I Il II
 
"1. . .J - - -I1I -.- -I. . . "1I 	 IIt ­
25 00 	 I I II I I tI 
5000.14 	 300.00 ,fl]IW S00 j.0 
NEWT 	 FPEC,,IIENC'( I HZJ 
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ORIGINAL PAGE IS
 
OF POOR QUALITY
 
iPM4 G14001 -. :.8..78 0 :.:3 .EP 82 14.25:58 
"2hITCH MATR::: PJC MODEL -E;TIIII; 
REFEFE.CE Lfl) NOTEBOOK 386-2 P42 
7 ,,2 1)N H-:A - :41 
FPEQ-MHZ V-i JUR LO...-DB PTH LU0 V 'F'1 LOS--DB P- LO'-.J. 
FOPIAPD FO P FORiipRD PEVER"E PEVEP E F.E.VERZE 
5.T :0 l . 0fL ,l.22 25.35 20. 18" 1 Q4 83 . 47 . 9..i.
 
.060B.000 .. 21 25.94 20.58 1 uS 79.34 37.'ID 0
 
5120.000 :. .16 26.63 22.82 1 ,.4 88.50 .9 
!5180.000 :.14 27.19 23.74 1.09 89.06 27.59 
5240.000 :.1:3 27.94 4.45 1.:.4 85.66 23.60 
5300.000 ... 13 28.48 24.20 1.:.3 75.49 24.34 
:.12 .360..000 A IP7 81 .60 29.41
28.3  24.74 

:.11 .420.000 1.07 79.00 29.24
23.39 25.30 

5480.000 :09 28.24 27.67 1.:.5 81.99 23.38
 
F8540.000 :..07 2 .32 29.28 1:.3 70.53 24.09
 
5600.000 :..07 28.00 28.98 1 ,15 75.25 32.10,
 
660.000 :. .06 2.32 :30.83 1.06 79.51 31.07
 
9720 .000 .05 26..43 32.18 1 ,3 76.9 "3
28.82
 
5780.000 .02 25.3.3 42.20 1.04 76.05 35.21
 
5840.000 .. 01 24.22 42.98 1.06 77.48 30.79
 
5900.000 ..02 23.02 38.23 1.24 84.57 19.44
 
-960.000 .. 03 22.03 36.31 4i.43 77.72 15.00 
t-020.000 06 21.57 30.05 1.41 79.09 15.32 
t.080.000 :..09 211.45 27.34 1 .20 77.06 20.82
 
E.,140.000 :. I0" 21 .42 27.94 1.:.- 81.47 22.04
 
6200 .000 : 12 2!.30 25.14 1.2 74.46 20 . I9
 
Sn260.000 .. 1 3 21 .28 24.22 1 1A9 87.23 27.05
 
b320.00 .. 12 21 .73 24.63 1 :2 75.77 2 29
 
"380.000 :. i 2. 10 25.56 .. 1 6 84. 16 22 .68
 
E-440.000 :..10 22.27 26.61 1 .6 75.82 22.60
 
t-,500.000 L.09 22.54 26.96 1 :.9 74.15 21.18 
,560.000 :.,07 22.96 29.22 1 .21 80.13 20.58 
.620.000 :.,02 23.54 40.93 1 :.2 82.79 25.10
 
;680.000 :03 23.83 37.37 1.h8 79.77 28.05
 
.740.000 :08 23.97 28. 64 1 05 76.76 31 .59 
;800.000 :13 24.19 24.60 1AJ6 75.82 30.57 
v.3860.000 24.59 22.09 11,09 74.81 27.26 
.920.000 :.22 23.51 19.97 1,:.5 78.17 23.17 
t930 .000 ...32 23.06 17.18 1 21 76.56 20 .56 
7040.000 :39 23.06 15.711 1,:.8 81.25 21.76 
"100.000 :.42 23.63 15.23 1 .5 84.47 31.63 
7160.000 .. 45 24.62 14.65 1 :.2 68.97 25.12 
7220.000 ..52 25.37 13.66 1...4 73.66 23.60
 
i280.000 :60 26.23 12.68 11.3 77.04 24.13 
7340.000 :.60 27.61 12.74 1,!5 79.09 18.96
 
7400.000 :60 29.2L 12.77 1,:.a 88.49 21.64 
7460.000 ..64 30.56 12.33 1;20 79.84 20.99
 
T520.000 3167 2 1.54 79.52 ,13.451i 11.97 

7580.000 .64 31.75 12.32 1.48 . 68.95 14.28
 
7640.000 ,57 33.18 13.07 1:.35 74.73 16.53
 
7700.000 :55 36.19 13.38 2.17 75.70 9.16
 
7760.000 .53 37.60 13.63 2.6,8 73.67 6.81
 
7,7820 .000 .52 37.41 13.73 2;51
.880.000 ,44 36 o' 
,-,,14.85 ' ,1,0 77.25 10.91 
7940.000 1.3 G. 36.94 1,6.43 1 1.. 71 .51 18.52 
0o000 .. .34 37.29 16.68 1 ,03 69.53 28.76 
F'EF PLANE EXT At'M) :IHPUT= .00 TPA4= .00 OUTPUT= .00" 
NPRIL( 1)= 4 
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I PM4 G14001 7..8. 78 -.3 ZEP 82 14:2t1:08 
'.ITCH M TP.::X POC MODEL -ECTIi4r; 
REFEPE.CE LiqlJ HOTEBOOK 38.-2 P427, tit -A2. :-, ORIGINAL PAGE ISi 
OF POOR QUALITY 
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ORIGINAL PAGE iS
 
OF POOR QUALITY
 
(,P14 G14001 7."3/?3 0 :.3 -EP 32 14".-,:A04
 
CIITCH NPAT,.:' POC MODEL -E:2TIN 
PEFEPE[.CE LfH1 NOTEBOOK 386-2 P42 
8,1 IIN HA. 205.:41 
FREQ-MH . V.IP 
FOPIfPf 
LOZ."-DB 
FOPIIdPD 
PTN LOC: V,,IIIR 
FORIWARD PEVEPSE 
LOC -nB F- LO: 
PEYERC E FEVER.E 
.000.100 :.09 '23.49 26.95 1 ,C3 90.59 35.42 
5060.000 ... 0?, 23.34 29.95 1 ,18 82.29 2,.46 
"-120.000 .. 04 24.32 33.33 1 .'.3 92.81 24.09 
9180.000 . I 06 24.35 31 .32 1,:.4 82 .17 L *3 .3 
5240.000 .. 0 25.45 29.20 1 .09 83.01 27 .33 
5300.000 25.95 29.56 1 .06 . 8.63 31.02 
5360.000 .06 26.36 30 .37 1 ,U9 75.24 1697 
54Z .000 .. 06 26.52 30.58 1.09 -86.01 27.27 
48 0.A0 03 26 .35 :2.8 .10 1 16 75.28 .:30 . ? 
5540.000 .09 26 . 23 27.49 1 .o6 74.66 "30.71 
.600 .000 :..10 25.92 26.7 1 .1-:13 75.64 37 .3 
'1660.000 .. 09 25.45 27.53 1 .19 78.67 27.18 
5720.000 :.,09 24.59 27.75 1.22 73.76 20.13 
9780.000 ... 10 2.3.60 2-6.33 1 .25 72.96 19.17 
'3840.000 ... 10 22.71 26.22 1 :.4 73.07 2.3.81 
5900.000 :..10 22.08 26.56 1.07 71.87 29.75 
5960.000 :. .09 21 .34 2?.52 1 1.4 72.03 23.9? 
60'20.000 :..10 20.27 126.40 1.03 73.96 27.87 
C-080.000 ..Ill 19.39 26.04 1.:.7 78.23 22.28 
E,140.000 :..09 19.06 27.35 1.22 86.76 19.94 
t.200.000 .12 19.19 25.23 11".0 84.73 26.45 
F;.260.000 :. 14 19.48 23.62 1.10- 78.70 29.48 
.320.000 :..14 19.7'' 23.46 1.12 78.73 24.92 
r:3so.ooo .. 15 19.84 23.18 1.06 83.66 -0.52 
6440.000 ""17 20.14 22.09 1 119 76.24 27,.47 
t500.000 19 20.74 21.16 1.:.2 74.21 24.79 
t,560.000 .. 19 20.87 21.25 .1.6 80.63 22.45 
t620.000 :15 20.92 23.18 1,22 81.32 20.25 
?;680.000 .. 14 20.92 23.79 1 :.6 Tf.74 22.61 
'740.000 14 21 .70 .81 1.12 78.19 24.91 
6800.000 . 1 21 .28 25.59 1 25 72.50 19.15 
F-860.000 -09 21.96 27.36 1 .34 ,74.16 16.71 
,920.000 111 2 1 .21 25.88 1 30 76.14 17.69 
E,980.000 1 15 21.62 22 .91 1 27 :,1 .27 18.61 
7040.000 21 21 .56 20.41 1 25 74.10 19.24 
7100.000 .. .25 21 .76 18.95 1 3 77.75 24.56 
7160.000 32 21.99 17 .24 1 29 7 .42 17.96 
7220.000 t,41 22.05 15.46 1.4-1 79.16 15.44 
7230.000 ...49 22.90 14.08 1,Z:3 76.45 16.92 
7340.000 .. 5.3- 24.18 13.64 1.44 74.63 14.90 
7400.000 .. 255 .51 13.12 1 41 77.68 15.34 
.460. "1 .64 26.50 12.31 1 . 95.65 22.2" 
7520.000 :. 70 27.44 1-1 .76 1 r17 85.45 16.04 
7580.000 :11.69 28.59 11.85- 1.28 78.57 18.23 
7640.000 :..65 31.06 12.25 1,53 93.02 13.51 
7700.000 :.,65 34.27 12.25 2.38 74.11 T.76 
760.000 64 35.26 12.30 2.";5 30.42 6.37 
I8207000 .62 34.59 12.53 2 55 -71 .92"----;7.20 
. 52 o33010,3 .95 13;71 10 79.87 "10.90 
7940.000 :..42 :34.25 15.22 1,24 72.02 19.45 
t:000.000 140 35.46 15.52 1 18 7:3.42 27.96 
'EF PLNE E',T . INPUT= .00 TRPN= .00 JUTPUT= .00 
NPRIL( I)= 4 
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8,1 ,HN HA205::41a 
.5.00 - r --
I I I I [ 
I I I [ I 
I I I I I 
D 
----------------
I VI 
..---------- ----- ..-------.------- .-----------
I 
.----..... ..-
I 
. 
I I - I 
I I I 
DI . . . . . I . . . _ . . . . . . . . i 
I IiII 
___ L 0=-.- . . DB . . .. . . . .J . .. 
5I 07 0 3 0 I 
RJIP fli I I 
--
It 4----------------I- II - - -----­
i EII T 
F0R, l RII - I II 
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I I I I I 
I~~~ -- ---------------	 -
II 	 I I I 
I I I 
II 	 I I FPREI 
I I IIII 
I I Ii ­
, J ---.... .. ...----- 5-.8-
II I I 
III I I 
I I 
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ORIGINAL PAGE IS 
.PM4 0140901 7. :8. ,8 0 - OF POOR QUALITY'.3 SEP 82 14!"":. l 
-iWITC H MR T F::-: P OC HO 'BE L - E I nc2 
R E F E P E n CE LA ) I OT E 0 0F: 3 - P42 
8,2 'IN A.C204: :41 
FPE_-1H: V'.IlP LO:: -Lfl RTN LOC:.- VT1IR .LO:-fDB R-H L 1).F 0 RiIJ P D
.500 000 :. ,12 FOPiAPD FOP 1iRf l RP.EEF'- E REVEJ.%E Rl E V ERE23.62 25.1,31.r48725.b .1 04 8 23.4.52: 34.340.O0ooo :. 09 D3.60 .29. 1 03 87.50 36 6
."120.000 :. 06 23.89 30 .76 1 .5 95.09 33.04I .,o.000 :. 07 23.94 29.47-. 1 9 80.10 27.255240.000 :. 07 24.50 29.22 1 ..4 82.4 23.41
300.000 :..07 
 25.16 29.94 
 1,:3 82.40 24.02
C360.000 
 :.105 25.91 
 81 .52 1 .,7 76.22 29.15

"420 .000 
.0'3 26.25 35.:37 1 07 81.55 29.4954804.000 

.04 26.50 34.18 1 :.4 76 ..59 2:3.441540.000 :-.0.4 
 26.21 :34.26 
 1,:.3 68.7824.1­9600.000 

.05 25. 8:3 '32.28 1d,5 78.81 .71
66,0 .000 
 .04 25.53 34.96 
 1 06 79.25 30.70
5720.000 

.0.3 25.27 37 .37 
 1 ,08 81.71 28.51
F780.000 

.05 24.81 32.42 1 ,l4 74.96 
 34.89
5340.00- :..07 24.20 9.68 
 14,07 75.39 29.'3
 
5900.000 7,08 23.76 28.76 
 1,25 77.41 19.04
5960 .00 .09 23.19 27.73 1 ,45 
 76.42 14.75
60 0.000 
. .12 22.15 24.82 1 43 7 3 .28 15.04
,0.0.000 15 
 20.66 23.11 
 1.21 76.73 20.54
64140.000 15 19.73 23.10 1 .7 76.10 2. 13620.000 
 19 19.42 21 .14 
 1 2 85.47 20-22
 
. 260.00o 
.1 19.531 20.34 1 ,4i'9 73.76 
 27.46
b32.10 
 1 19.-68 20.43 
 1 ,.2 76.75 24.99
60.000 :..0 19.78 20.69 
 17:.? 78.68 
 22.22
6440.000 
 ,20 20.40 20.85 1 :7 
 79,,- 22.2­0("0
0.3 .20 20.59 .l.920.76 
 75.69 

, 21 .11

.560.000 .,1- 20 .60 
 21 .50 1.20 01 2 20 .73620.J00 :13 
 20.57 24.23 
 1"2 79.7-2 25.26

t680.000 

.10 20.42 26.53 1.,07 78.10 28.92

,740.000 :. .06 20.16 30 .35 
 1 ,05 .,52 32.75
p'800.000 
 ,05 20.13 32.04 1 ,06 73.18 
 30.84
 
8.23 
 30.63 1 .0 70 64 26.??&92.000 :.,i 20.86 25.49 1,:.6 
 77.22 22.85

;980.000 :20 20 .22 20.66 1 .21 79. 2e 20.3,3
-040 .000 
 ,28 20.51 18.35 1 :8 
 79.63 21 .50
7100 .000 :,.:2 21 .21 17.24 1 .06 76.81 31 . 117160 .000 ,"37 22 .07 16 . 14 1. 2 70 .48 25.02
7220.000 

.4.5 22.74 14.66 1,75 80.57 23.-SO
7280.000 
 ..53 23.42 13.52 1,.4 84.79 23.73
7340.000 :..55 25.12 
 1.34 
 1.26 79.26 18.71
7400.000 

., 57' 26.79 13.13 
 1 "8 87.23 21 .
46.0 .00---6-
 27.'72 12.46 
 1.20 82.98 20.85
520.000 .,6 
 28.23 11 .91 
 1 ,55 73.05 13.28 
7580.. 
. .,..CK .... ,49 . 1a5.23 14.12640.000 :.,63 
 30.58 12.46 
 14-6 8.'74 16.28
700.000 ,:.62 33.94 
 12.50 2:. 
 84.58 8.96
760.000 ,62 
 35.84 12.50 
 2.74 73.31 6.66

-720 .000 762 35 .02 -1-2,57-"-
. 
I. 0,
0 
 .52 -3.39 13.66G - 1.,,.. 78.03 10.7679 40..0.0 7.42 
 .15 
 1 .8 72.54 .4
:000 .000 7.40 32.42 15.3 1 .8 71.75 28 ?.4' 
E" PLE 
-,,E.... HI IHPUT= 
.00 TRN= 00 OUTPIT= 
.0
 
PflILt 1= 4
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OF POOR QUALITY
 
GPM4 G 14001 7T".38 78 0 .3 CEP 82 15:''.- o 
mlITCH ATP:::: POC MODEL -E.TlING 
REFEREHCE LOD NOTEBOOK 38f-2 P43
 
9,1 114 NfAl206::41 
FREQ-MHZ V:UR LOEZ-flB RTHI LO ?2 V I. LO :o-D P-H LO ., 
F0PLAPD FOPWPPD FORIWARD REVERSE REVERSE REVERSE 
5000.000 :..14 20.66 23.47 1 04 8'.48 34.93 
5.060.000 :..11 20.49 25.95 1 .08 90.63 28.69 
5120.000 .10 20.73 26.05 1.:3 104.69 24.37 
5180 .000 
5240 .000 
,13 
12 
21.0 
-21.61 
24 .20 
24 .78 
1 '.4 
1 ,09 
80.27 
82.12 
23 .63 
Z7 53 
5300 000 .11 22.08 25 .67 1 06 75.63 30 .42 
5360 000 .10 22.58 2" 726 1 :.0 77.63 26 . 49 
5420.000 :..10 23.04 26.75 1,:.0 78.94 26.70 
5480 .000 .I0 23.32 26.64 ,06 75.73 30.29 
5540 000 . 08 23.34 28 .13 1 06 75.43 30 .76 
5600 000 .06 23.22 :30 .68 1 .03 72.17 37 .50 
5660 .000 
5720.000 
:.06 
:..06 
23.07 
22.91 
30 .30 
30.48 
i,:.0
1.23 
74.97 
81.98 
26 .62 
19.78 
5780.000 :..06 22.57 30.93 1 .25 73.70 18.94 
5840.000 
900.000 
:..07 
.08 
21.79 
20.70 
29.12 
28.11 
1 .:.4 
1 .07 
75.23 
83.30 
23.55 
29.04 
5960.000 :.110 19.62 26.28 1 .:.3 75.59 24.21 
b02 0 .000 :.,12 18.68 25.15 1 ,i7 81.44 29.25 
6080.000 :.113 17.96 24.29 1 :.7 70.02 21.93 
b140.000 :15 17.39 23.28 i125 7'3.57 19 .20 
6200.000 .17 16.71 21 .90 1 '.3 74.79 24.44 
6260.000 :19 16.31 21 .II 1 0 5 76.65 32 .72 
6320 .000 19 16.37 31.34 1 tO 90.43 26.85 
,380.000 ... 20 16.71 20.84 1 07 80.45 29.08 
f-440.000 .. 22 17.10 20.14 i :.i 73.28 25.39 
6500.000 :..21 17.63 20.30 1.:.2 82.35 25.27 
;560.000 :..20 18.03 20.88 1 :.4 77.55 2..45 
6620.000 :.1A? 18.53 22.07 1.20 84.02 20.64 
rl680.000 .16 18.91 22.38 1.:.7 72.52 22.01 
6T40.000 16 19.42 22.72 1:4 76.46 23.97 
r300.099 ..,14 19.50 23.64 1.25 75.30 19.19 
6860.000 :.,14 19.12 23.41 1 ,f-4 72.99 16.84 
c-920.000 . 17 1.39 2 .13 1 .:9 75.05 17.32 
W980.000 . 21 18.74 20.58 12r 75.29_ 18.51 
7040.000 :.,L5 18.95 19.17 I226 75,60 18.73 
7100.00 :..28 19.36 18.19 1,:.4 87.75 23.96 
7160.000 :..34 19.89 16.86 1i29 .68.92 18.07 
7220.000 .,39 20.61 15.T5 1.40 74.53 15.51 
7230.000 .45 21.91 14.79 1, 74!.89 16.76 
7340.000 :..46 23.74 14.60 1.46 71.95 14.54 
7400.000 t .49 35.27 14.19 1.43 72.86 15.02 
7460.000 .5*3 26.21 13.56 1 .:. 82....3 22.13 
7520.000 :55 27.22 13.37 1 '8 70.36 15.99 
7580.000 ..51 28.68 13.82 1.,28 .73.94 18.14 
7640.000 :..46 31.80 14.53 1.56 78.77 13.24 
7700.000 ..45 36.09 14.65 2.43 87.01 7.58 
7760.000
-s20";000 :..43 .38 37.6536.52 15.0915.91 2.912 .60 
75.2076.68oZ 6.2206 
8030.000 :..30 34.93 17.76 1 P.1 79.54 10.7? 
7940.000 : .22 34.51 20.08 1 24 81.90 19.31 
.3000.000 :.22 35.17 19.92 11.8 72.95 28.i7 
REF PLPHE E::T. ' ) IN4PUT= .00 TRPN= .00 OUTPUT= .00 
UPnILf i= 4 114 
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EP
rfPM4 G14001 T/.S 0 '.3 --- 82 15:i _:5O 
_liITCH MRITP::, POC MODEL -E.TIf'G 
REFERENCE LAI'l NOTEBOOK '386-2 P43 
9,1 'N N-206 :.41 
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" I115 --
- -
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-iITCH MPTF.'..., POC MODEL -EZTINQ 
REFEPENCE LIB, NOTEBOU[ 38f,.-2 P43 
9 , 20N HA'207::41 
FREQ41-H2 
53000.000 

'5060.000 

12.0 .800 

'18 0.000 

5240.000 

5300.000 

5360.000 

5420.000 

5480.000 

5540.000 

7600.000 
'i660.000 
5720.000 

9780.000 
9840.000 

5900.000 

5960.000 

'020.000 

6080.0E0 

;140. 000 
6200.000 

t.260.000 
6320 .f000 
t%3830.000 
.1440.000 

t500.90 

5 6 0
k'. .000 

6620.000 

6680.000 

,.40.000 

tb800.000 

b360.00n 
b920r00Z 

tbq G.0 0O 

040.000 

.0 

160 .000 

7220.000 

7280.000 

7340 .000 

'20.000 

7460.000 

7520.000 

7580.000 

7640.000 

7700.000 

7"60.000 

-7820.000 

_. 
, 
IEr PFLAHE 
4PRIL( 1J= 
V.:IJP 
FO PIP.fD 
.17 

:..13 

10 

. 1.1 
: 10.9 
..07 
:..05 
.0.06 

06 

:..06 
:09 
:.10 
.10 

. .13 

.14 

:..16 

:..13 

:.19 

. 19 

.,21 
;. 2 

..19 

.18 

.18 

:.16 

.13 

.09 
:..03 
:.10 

:.,12 

.17 

:. .30 

:.,35 

: 4,3 

:.46 

:..50 

.48 

1.43 

.51 

:..51 

:,48 

:..42 

:.,41 

:.,.39 

.35 

--. 
-0-21 
E:-.T L.'I1 
4
 
L03:z-DB 
F0PId'ARfD 
23.84 
23.34 
2:3.38 
23.70 

23.83 

24.34 

24.85 

25.06 

206
5.57 

2.6.8-

25.69 
25.20 
24.64 

23.09 
22.97 

22.00 

21.03 

20.14 

19.42 

19.06 
18.63 

13.21 
13.18 

18.67 
19.38 

.
19.99 

20.12 

19.98 

19.87 

19.95 

20.03 

20.09 
20.54 

20.33 
20.43 

20.61 

20.65 

0.52 

21.55 

2310 

24.34 

5.09 

29.93 

27.14 

29.38 

32.96 

35.01 

34.67 
,J'-J" 3 

23.46 
INPUT= 
PTN L0.2" 

FOP. i1 R D 

22.12 
24.57 
26.42 
25.72 

27.28 

- 29. 8 5 

32.08 

31.06 

30.14 

30.62 

31.16 

27.72 
26.54 

26.19 
24.37 

23.55 

22.38 

21.65 

21.34 

21 .06. 
20.33 

20.14 
21. 03 
21 .55 

21 .70 

22.58 

24.22 

27.27 

27.91 

26.71 

24.79 

22 28 

1. . 
17. 619 

16.54 

15. 69 

15.03 

14.50 

14.04 

14.26 

14.27 

13.3 

13.81 

14.32 

15.16 

15.31 

15.68 

16.47 
1";, 
2 01 1 

20.38 
.00 TRPH!= 
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v - P 
P E VEFP , E 
1 04 
1 .04 
1 15 

1 :.0 

1:.6 

1,:.4 

1 .7 

1 u8 

1 :5 
1 .3 

1 1-15 

1107 

1.08 

1 .03 
1 .08 
1.28 

1.43 

1 44 

1.20 

1 :8 
1.22 

1 108 

1.:.2 

1 :.6 
1 .:.6 

1.20 

12L2 

1.5 

1 .:.0 
1 .8. 

1,06 

1 0:. 
1.6 

1 .23 

1".:.9 

1 15 

1 :3 

1,:.6 
1 .
 
1 11 

1 19. 

1 ,2 

1 ,O 

1 .52 

1.40 

2.20 

2.fS6 

2.63 
I,.5 
I ,.; 

1 

.00 

1 

LO.O.-DB P-1 LOC" 
F'EVERC E FEVEP- E 
80.72 33.32. 
75.66 34.00 
80.17 31 .62
 
84.83 26 .2 0
 
81.49 22.76
 
79.09 - 2S.45
 
74.28 29.44
 
.7.91 23.47
 
81 .18 23.06 
72.41 L4.27
 
79.90 32.02
 
79.33 23.88 
77.03 2T.95 
74.15 35 7 3
 
74.29 27.98 
78.42 18.10
 
75.96 14.28
 
77.24 14.92
 
82.52 20.94
 
79.03 21 .76
 
30.33 20.03
 
89.65 23.15 
90.19 25 .
 
84.94 22.61 
80.94 22.m9
 
74.33 20.67
 
73.46 20.09
 
78.98 23.22 
71.38 26.45
 
77.97 29.61
 
72.14 30.10
 
74.80 26 .76
 
73.96 22.38 
70.98 19.31
 
75.49 21.0
 
7.32.46
 
24.22
 
79.30 22.69
 
80.86 22.25
 
79.40 17. 7 9
 
79.92 21.14
 
34.50 19 .94
 
75.44 12.78
 
72.31 ... ?6,
 
79.30 15.57
 
80.68 8.50
 
70.79 6.35
 
72 56" 6,'95
39.,40!0 
31.09
o 17.70
.09. 7 04 
76 .75
T.0 2 6.59 
OUTFUT= .00 
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ORIGINAL PAGE 1, 
"407OF'POOR QUALITY 
i.PM4 G14001 7,:.,8, 78 0 :.3 EP 82 15::.e;:25 
.I,.ITCH MATEP2X 
REFERENCE LM]l, 
9,2 flH 
PIOC MODEL -E.E-TinG 
4'OTEBJO. 38t,-2 P43 
A1--207: : 4 1 
.5 .0 0 0 
- -- -
-DIV 
.0000 
II V. . 
i 
I4 . . . . . 
I 
- . I . . . 
3I 
.I .. . . 
8 
I--
II 
II 
I~ II 
I 
' 
I 
I 
I 
- - -I 
II 
II 
I 
III_ I I II 
II 
" . ~I 
I I 
r . .. 
I 
III 
. 
I I 
I 
I I 
-
20 .- 54 
I I I I 
I -- - - -I 
I 
HE': : -R 
_ 
1MH 
I 
I 
II 
I 
I 
I 
I 
I 
ilJ HCB 
--------------
I II I 
I i I I 
I I I 
I I I 
...L IF. . ..----
I I 
I I ~I 
I II I 
I 2 I 
----------------------------------------------------------. .. 
I I I 
I I I 
I I 
II 
I 
J----------
I 
I 
I 
IFREQ 
I 
I I 
. .. 7204 .494 
I 
I 
"59 ?,flf 
II 
90Th]0 .1 
I% 
I 
III 
I 
i 
II 
300.00 
1I 
j 
"LI'-o 
*2 
I 
i 
_.Olil.0 
HE 2: T FR.Ei'!IJIEHC 7 I MH2J 
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OF POOR QUALITY
G 14001 7.':.;3.?8 0r;PM4 	 .a :-EP 82 15:24:42
 
"-IWITCH MrTP POC MODEL -E;TING,::" 
PEF5RENCE LN]3 NOTEBOOk :306-2 P4 
11,1 31.4UP.Z209::41
 
FREO-MH2 	 Vt,IiJR LO -l-DB RTN LOS V-lllp LO -D-BB P-1 LOS" 
OE1,lRR. FORWARD FORWlARDl REVEPCE REVERE E PEVER -E 
500 	 .000 .. .10 24.65 26.50 1 .03 86.77 35. 35 
S860.00 ,09 24.88 27.21 1 ,8 90. 14 28.10 
'120.880:.0.-	 25.12 29..67 1.4 83.4? 23.95
 
180.000 :..06 25.34 30.87 1,:.5 80.06 23.29
 
5240.000 	 . .06 25.51 " 31 .35 1 ,19 87.05 27 1 
*3.000,03 25.70 2:-.75 1 ,06 76-.31 3l ?8 
53603.080 ,.09 25.,83, 271.87 1 ,.0 74.49 26.82
 
420.000 .,11 25.93 25.40 1 ,:.0 81 .42 26.85 
F480.000 .. ,12 25.71 24.66 1 vit6 79 . 82 3 09 
5540.000 :..12 25.51 24.63 1,L06 72.45 30.36 
t9600 .00 : .12 25 .16 24.95 1.03 76.08 - .55 
56.0.8000 .,14 24 .86 23.75 1 :.0 83 03 26.54 5720.000 ,15 24 .52 23.12 1 ,23 ?743 19 .70 
780.000 :.15 23.92 22.92 1,26 79.36 18.85 
5840.000 .,15 3.04 23.00 1 :.5 80 21 23 39 
5900.00, 115 22 .1 23.29 1 07 '4 .36 29.43 
5960.000 ..114 21.37 23.50 ..2 73.29 24.63 
M020.000 .15 21 .02 23.31 1 .48 73. 47 28.40
 
;osto.000 . 13 21 .03 24.01 1 .:.9 4 .19 21 .37 
t;140.000 . 1 21.19 25.75 1 25 73 .52 19 .21 
F.200.000 . 11 .14 25.34 1 1 75 .58 25.64 
6260.000 .12 20 .7 25.10 1.t6 82.85 30 .08
 
1320.000 .10 20.57 26.42 1 .:.3 76. 60 24.49
 
,380 .000 .09 20.37 27.05 1 ,07- 90 .74 29 .66
 
6440.000 	 :.11 20.38 25.61 1 ,S 84. 84 27 .95
 
. .12 24.68 1 .2 77.52 24.71
500o.00-0 20.52 

b560.000 :..12 20.42 24.64 
 1 	.7 718.12 21 .99
 
20.27
t620.000 .12 20.10 25.02 1 21 80.25 

b6so.0 0 :.14 19.72 23.94 1,.6 7i .92 22.85
 
F.,740.000 :..16 19.02 22.82 1 "2 T8.15 24.04 
Fo8 0.000 :15 19. 6 23.03 1 27 72.03 18.59 
,5860.000 . .16 19.72 22.54 1.1:6 71.79 16.29 
° 
k,'D20..000 .18 19.72 21 .66 1 ,.10 71. 0 17.60 
'980 .000 .. 2 19.62 19.90 1 .25 72.91 19 .00 
19.34 1 25 r .31 19.177040.000 24 19.85 
7-100.000 .. 26 19.99 18.72 1 :.4 T3.47 23.43 
7160.000 :.30 20.75 17.66 1.29 71.78 17.88 
7220.000 36 21 .52 16.34 1 .41 76.71 15.47 
7280.000 .40- 23.36 15 .56 1 .114 83.20 16.80 
14.60
7340.000 42 24 .63 15.19 1 .46 73.81 

7400.000 .46 25.21 14.55 1,43 93.46 15.05
 
21.94

-460.000 	 :.52 2-5.62 13.f65 1., 92.29 

,20.000 :56 26.70 13.16 1.:,8 78.32 15.85
 
7580.000 -56 28.23 13.16 1.28 73.02 18.14
 
7640. 0,00 .. 54 31 .06 13.41 1 '.96 86.03 13.25
 
7700.000 ".,56 34.34 13.20 2 45 83.48 7.55
 
7760.000 -57 34.94 13.11 
 2.92 73.13 6.19
 
.7820 000 .54 33.21 13.43 2 .0 72.33 7.04 
s o8 46 31.10 14.51 1 ,:12 78.01 10.750 0 0 
7940.00 :9 29 .82 -15.83 1: 85.29 19.22 
00oo 0_ ,40 29.80 15.55 1 Q8 87.28 28.00 
FEEF PLANE E:'T 1' : INPUT= .00 TPPH= .00 IUTPUT= .00 
4IPRIL( 1J= 4 
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ORIGINAL PAGE i" 
i 11 OF POOR QUALITY 
G14001 0PM4o :.3 ZEP 82 15:21 :50 
'HITCH MrTP::z POC MODEL -E:TI14G 
REFERENCE LH]: NOTEBOOK 386-2 E43 
11",2 rill NA S 41 
FREQ-MH- V 1M LO--U- B PTN LOS VOI, R LOC'-]DB R-1- LO -
F'0F1UARD FOPWAR , FORJARfl PEVEF,.E PEVE P E REVEPCE 
5000. 00 ... 21.20 1 ,04 77.82 33.4610 26.61 

5060 .000 .09 21 .17 27 .39 1 ,14 9 8 . 3.. 3 .9
 
5120.000 ..05 21 .52 31 .58 1 ,05 7 9 .23 3 1.49
 
518 .000 . 04 22.16 ' 33. 6 1,:.0 86.97 26 .08
 
5240.000 :..03 22.68 36.99 11,.6 79.76 22.65
 
530.000 :..05 2'3.54 32.31 1.:.5 83.54 23.37
 
.360.000 :,07 24.54 29 .03 1 .07 73.62 29.5­
5420.000. :. ,09 24.96 27 61 1 .*08 76.50 2. 60
 
5480.000 :..10 25.52 26.80 1. :.5 78.37 23.02
 
5540.000 .10 25.78 26.41 1,:.3 71.45 24.19
 
5600.000 :.10 25.35 26.59 1i35 72.96 32.01
 
5660.000 :12 24.95 24.73 1.07 80.12 29.10
 
q'720.000 :..13 24.48 24.09 1 18 77.66 28.05
 
5780.000 :14 23.90 23.66 1,1:3 74.44 35.96
 
5840.000 :..15 23.05 23.19 1 ,7 73.22 28.24
 
5900.000 :..15 22.07 23.02 1.28 83.13 18.17
 
5960.000 :.,16 21.03 22.80 1.43 78.09 14.32
 
tK0a.000 17 20.09 22.31 1 ,43 76.82 14 .96
 
h080.000 .16 19.33 22.4? 1 120 78.78 20 Q4
 
K14 0.000 .14 19.06 23.46 1 .:.8 79.01 21 .61
 
,.200.000 .15 19.10 22.90 1 ,22 74.41 19 .95
 
h268.000 .. 16 19.03 22.80 1108 83.53 28.70
 
t;320.000 .14 19 .07 23.91 1 .2 81 .07 25 .00
 
6380.000 I,12 19.25 24.96 1,:.7 84.76 21.96
 
r'b4 4 8.000 .12 19.78 24.85 1 1'.7 81 .48 22 .32
 
h,500.ob0 1.12 20.54 24.65 1,.9 71 .78 21 .13
 
8560.000 :.,II 21.32 25.32 1.20 76.72 20.834
 
E.b620.000 .09 21.81 26.99 11:.3 83.70 24.24
 
6680.000 .,10 22.04 26.44 1 19 74.19 27 .61
 
,­6,740.000. .11 22.11 25.7.7 1 ,q? 79.59 298L

F.800.000 :.,ii 22.30 25.34 1.08 71.44 23.14
 
F,:060.000 :..13 22.26 24.11 1,1.1 75.22 25.54
 
t.920.000 .16 22.27 22.48 1 ,.6 79.75 22.70
 
b980.00-j: 2242-.39 19.55 1.,21 76.65 20.51
 
7040.000 :..27 21.54 18.36 1 .:7 75.87 21.89
 
7100.000 :..31 21 .64 17.47 1 13 73.73 35.65
 
7160.000 :36 22.41 16.40 1. :.3 73.05 24.24
 
7220.000 ..42 23.73 15.17 1 .:.5 76.44 23.09
 
7280.000 :.46 24.55 14.58 1 .:.6 32.10 22.66
 
7340.000 :.47 25.75 14.44 1.:30 73.74 17.80
 
T400.000 :..49? 26.46 14.07 1 .20 81.17 20.94
 
7460.000 :.,55 -27.28 13.37 1.23 78.62 19.37
 
7520.000 :58 28.64 12.95 1 ,59 73.57 12.30
 
7580.000 .57 30.02 13.06 1 1.51 .74.76 13.84
 
7640.000 Z.54 32.21 13.44 1 .40 81.47 15.62
 
7700.00 :,55 35.23 13.31 2,21 81.28 8.49
 
7760.000 ..56 36.66 13.23 2.86 71.84 6.34
 
..--20.000 :..53 36.05 13.52 2.F3 74.09 - 6.942
 
7880.000 :..46 34.88" 14.59 97.15 10.46
 
7940.000 .3 34.11 15.93 1 30 80.36 17.63
 
:8000.000 :,39 33.34 15.73 1 . 0 72.12 26.48
 
-F PLANE E:,T *:Ml IHPUT= .00 TRPN= .00 OUTPUT= .00
 
IPIL( 1.= - 4
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OF POOR QUALITY
';PN4 C14001 7-':.8,78 0 .3 P 02 15:2f01 13 
sJITCH MATP:::" POC MODEL -E-TINC 
REFEREHCE LP]: NOTEBOOK 386-2 P4.3 
11 .2 1Ii1 HA'208 : 4 1a 
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ORIGINAL PAGE i
 
OF POOR QUALITY
 
GPr14 G14001 "'.8/78 0 ".". EP 82 15:"-!5.14 
-hlITCH -4TR ',: POC MODEL -ESTIfiG 
REFEPEHCE LF1T NOTEBOOK 38f.-2 P4 
12', ! l HN l10iA : 4 1 
FPEO-MH2 VJ'F.R LO --- HTNLM V S- IF" LO_.-DB F-N LO$ 
FOPJAPD FOPIdflRf FORlIPRD PEVER:E PEVER'E REVEP:ZE
- r -'4.3 ) =R­
;OOO.000 .13 23.1 24.30 1,04 77.28 34.85 
'060.000 . ,09 23 .51 27.47 1.08 63.04 28.45 
5120.000 .04 z59 1 81 .15 24 .20 
5180.000 9.05 24.15 --.37 1 1.4 75.32 23.49 
5240.000 :..05 24.64 31.79 1 M9 80.14 27.38 
-5300.000 :. .05 25 .00 32.76 1 . 06 -2.75 "0 .46 
'360.900 :.04 5.28 33.93 11.0 72.79? 26.58 
5420.000 :,.07 25.54 29.95 i :.o 83.33 26.82 
480.880 :..08 25.72 28.35 1 .6 79.06 30.60
 
'540.000 :.08 25.73 28.11 1l06 71.51 30.95
 
5600.000 :,8 25.52 27.93 1If2 74.48 38.19
 
5660.000 ..,09 25.07 26.90 1l:0 85.13 26.77
 
57 0.000 :.. 11 24.5- 26 .01 1 23 73.74 19. 8I 
5780.000 :. 12 24.01 25.04 1.25 75.17 19.05 
5840.000 ...13 23.46 24.51 1.14 - 76.50 23.91 
5900.000._:. 14 22 .88 23.86 1 ,07 7 8.98 29 .02 
5960.000 '..15 22.13 22.91 1 :.4 74.76 3.74 
t6020 .000 .. .18 21 .So'- 21 .68 1 .b778 7.67 28.2 
6;080.000 119 20.43 21.11 1,:.7 78.66 22.28 
6140.000 .20 19.77 21.01 1.23 82.30 19. 70 
P;200.000 :.23 19.45 19.75 11,41 79.73 25.53 
6260.000 .. 25 19.54 19.02 1 .P6 85.14 30.32 
'320.000 :.25 19.98 19.09 i:.o ,8.09 26.0:3 
C.30.000 :24 20.45 19.34 1 .036 78,1 30.6i 
,440.000 .,24 21 03 19.27 1 .: 7897 25 97 
P"500.000 :24 21.79 19.34 1.:.2 7'3.49 24.88 
F,560.00 0 :.22 22.20 20.15 1 :.5 79.26 22.98 
6620.000 :.17 22.65 22.16 1,21 77.97 20.52 
)680.000 :.13 22.9.3 24.17 1,:.7 71132 22.11 
6740.000 :., 08 22.63 28.15 .1.:.3 85.55 24.52 
F,800.000 1.04 2. 45 34.22 1.25 72 .58 19.20 
P;8_,.o000 ,01 23 .22 42.68 1 .35 73 .36 16.57 
6920.000 .08 22.74 27.95 1.1"1 87.19 17.37 
6980.000 .16 22.07 22.56 1.27 81.59 18.47 
7040.000 :. 22 22.18 19.94 1 24 78.15 19.34 
7100.000 ...28 22.12 18.11 1 :.3 75.58 24.28 
7160.000 2 47 1.:11 71.95 17.4822 .36 16.39 
72,20.000 , 44 .20a. 14.95 1 42 8.22 15.25 
7280.000 :.51 24.04 13.60 1,33 84.12 17.01 
7340.000 :.5.5 25.05 13.34 1.45 7-5.22 14.76 
.
7400.000 .59 25 .84 12.89 1 43 79.02 15.05 
7460.000 .65 26 .91 12.21 1 :.8 81 .51 21 .61 
7520.000 ,T0 2:-.70 11.74 1 .:8 70.46 15.95 
7580.000 .70 30.66 11.75 1,28 69.62 18.31 
7640.000 :.66 33.44 12.15 1.56 75.40 13.17 
ro0.000 :..64 36.78 12.32 2.44 80.80 7.55 
7760.000 :..,64 37.92 12.32 2,91 75.93 6.22 
- 7820.000 ..62 37.40 12.48 2.59 75.06 7.06 
7880.000 54 36.30 13.45 1 I - 82.29 10 .80 
-'940.0003 :..45 35.83 14.68 1-24 83.43 19.35 
:,.00 .0 00-0 : ,4o, 36.11 15.09 1 .p9 80 .12 27. 7 
FEF PLPIIE E,,T :I'PIi INPUT= .00 TRPN= .00 OUTPIJT= .00 
HPRIL' 1)= 4 
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GPM 4 G14001 T,''s8. '-78 0 OF POOR QUALITY :.3 SEP 82 15:2 :24 
EIITCH
.. MRTP. , POC MODEL -EZTIHIG
 
REFERENCE LAI) JIOTEBOOK 386-2 P43 
12,1 'H CA210: :41a 
lI I I I 
I I I I
 
SI F I I
 
F I- - - r-------------------I --------- -------- ---------I[
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'-PM4 G14001 7-'.8-78 0- - :3 SEP 82 15:".:49 
ildITCH MITR::K2 POC MODEL -ESTIN 
REFEPENCE LID NOTEBOO .38r;-2 P43 
12 ,2 OIN NAZ1211 :41 
FPEO-MH: V .;IUR LOZC-DBE RTN LOZC3 VF? LO.:-DB R-H LO:CJ 
FOROJPRB FJRIJAR D F O MIARD PEVEREE PEVEP.E PEYEPC E 
58800.000 .15 25.67 23 .08 4iJ1 4.45 88.04 
5060.000 ..11 25.61 25.43 1 A)U4 84.98 33'.41 
5120.000 .07 26.02 30.01 1 06 83.53 31.22 
,IO.000 06 26.50 31.03 1 ,'.0 88.51 26.16 
5240.000 ..05 26.62 31.68 11,.6 82.66 22.75 
7300.000 :. 04 26.90 34.45 1.:.4 76.64 23.45 
5360.000 :..02 27.02 41.16 1 ,7 76.94 29.49 
5420.000 03 27.25 36.51 1 .L8 81.09 28.39 
5489000 L..J4 L7.18 3.3.85 1 :.5 73.47 22.99 
5540.000 :..04 27.10 33.33 1.13 69.18 24.21 
5600.000 :. .05 27".03 32.5.3 1 , 0j5 76.50 31.6"3 
5660.000 :..07 26.75 29.21 1 18 80.65 28.77 
'57 0 20 25.9 27.57 1 .f9 75.42 27.78 
5780.000 Ili 25.21 25.95 1 ,3 74.50 35.38 
',_40.000 :..13 24.35 24.42 1 09 77.31 27.61 
J5900.000 .15 2'3.70 23.12 1 "u 78.43 17 .2 
5960.000 .18 2 ..9 T 21.67 1 .49 80.44 14.19 
6020.000 :..22 22.10 20.24 1.44 76.66 14.84 
t;080.000 :..24 21.09 19.50 1 20 78.55 20.97 
'140.000 .25 20.26 19.17 1.7 84.0'5 21.92 
0 0 .000 .29 19.31 18.07 1 .,,2 77.41 19.92 
k260.000 :..31 19.66 17.48 1 .-8 78.80 27.85 
-.320.000 -30 0.15 17.60 1 .1. 79.48 25.52 
6380.000 .2 20.87 17.98 1 :.6 87.59 22.53 
F:,440.000 :.28 211.63 18.32 12:.6 76.85 22.36 
E,500.000 .27 22.33 18.55 1 l 73.94 20.63 
F,560.000 .23 22.85 19.57 1 21 86.07 20.41 
620.000 :.18 23.18 21.73 1.:.3 85.18 24.02 
t-680 .000 13 23.33 24.21 1 M19 75.61 27.77 
F-,740.000 08 23.43 28.40 1 0 6 76.69 30.58 
,800.00 :.03 2.3.52 36.29 1 101 74.75 29.07 
F860.000 :..05 23.37 33.04 1 ,:.1 3.82 25.44 
6920.000 .1 1 23.17 25.50 1 .7 80.07 22.21 
Eq980.000 :.,20 23.93 20.73 1 .o2 77.93 20.22 
7040.000 ...26 22.91 18.64 i18 78.38 21.80 
"1"0.000 ..32 23.03 IT.10 1 4 72.09 325.03 
7160.000 ..40 23.59 15.62 1 .:.4 80.35 23.89 
.20:000 . 47 24.31 14.38 1 :.5 76.96 2.93 
1280.000 :.,55 24.91 13.34 1.:.6 76.55 22.85 
71340.000 .58 25.45 13.01 1.29 84.73 17.86 
7400.000 E,u 5.93 1a.68 1 20 93.83 21.03 
7460.000 "-'. 26.85 12.12 1. 3 83.19 19.81 
7520.000 : 70 2.35.... 1 .7211 . 61 .515 75.6012 12.777 
.580.000 :.70 29.81 1.51 7.77.. 39 .13.84 
7640.000 :..65 31.87 12.20 . 1.40 78.25 '15.60 
7700.000 :..63 34.43 -12.41 2121 78.69 8.47 
7760.000 :. 63 35.89 12.40 2.87 73.11 6.32 
7820.000 .62 36.11 -12.56- 2 .64 2 39a.43--- 6.93 
,8o0.000 .52 35.72 13.53 1 .06 80"..34 '10 .44 
7.40.000 .45 35.67 14.73 1.,0 72.37 17.59 
,.u00.000 .42 35. 8 6 15.15 1 . 0 73.67" 26. 10 
PEF PLANE E::T tll' INPUT= .00 TPPI= .00 OUTPUT= .00 
NPiIL' i= 4 
124 
fPM4 G14001 r:.e.7'e 0 :.3 :EP 832 15:'0:57 
CJlITCH MPTE::x POC MODEL -EZTIII 
REFEPENCE L]B NOTEBOOK 386-2 P43
1 .2 0Hl HPAL211:41, ORIGINAL PAGEC [E 
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Soo,07. 
t;Pt4 G14001 7, : 8 78 0 .3 --'EP 8 !2 05159. 
P71IITCH MAT- -:, P00 MODEL -ECTING 
REFERENCE L,4P NOTEBOOK 386-2 P43
 
13,1 0H N4R213. -41
 
FREG-i'IHZ V2IP LO3-DB RTN LOO Vz11"p LO :-DB F'- LOU. 
F8,RIJpRfD FORIRPB FPIJIPfl PEYEPE PEVEP:E PEVEP-ZE 
1 26.45 1 ,0'3 85.82 36.14 
5060 .000 :.09 26 86 26 .96 1 .07 7.II 28 .89 
5120.000 .07 27 .37 29.62 1 :3 86.40 24.15 
518O .00 .05 27 .76 31 .80 1 .5 78.40 23. 22 
5240.000 .06 Z8 .02 .1.39 1 .0 83.07 26 .83 
5300.000 . . 6 28 .14 30.98 1 ,06 82.77 30 .55 
O360.0OJ".,- 28 .13 29.60 1 .0 75.12 26 74 
5420. 0)0 :..06 27.93 30.19 1 :.0 87.41 26.79 
F480.000 : .04 27. 69? 34.94 1 .06 83.90 30 .04 
5540.000 :..02 27.32 40.20 1.06 72.20 30.26 
5600.000 ... 02 26 .89 41 .62 1,03 77.32 37 .15 
E6G..00 ... 00 26-37 56.16 12:.0 79.51 26.54 
5720.000 ..03 25.72 37.97 1.23 77.64 19.63 
53.000 :..05 24.87 31 .56 1.26 73.64 13.8? 
5840.000 .07 23. 63 29.65 1. :4 76.97 23. 67 
5900.000 ,08 22.31 27.89 1 ,07 81 .15 a28 94 
.960.000 .10 21 .11 26.19 1 .3 77.80 4 .02 
t020.000 14 20.18 23.95 1 108 76.9 28.19 
t,080.000 .15 19.65 23.04 1 :.8 75.70 21.77 
6140.000 .15 1?.66 23.16 1. 24 80.9.3 19.52 
6200 0 0 .17 19.82 21 .92 1 :1 78.39 25.96 
j260.000 *20 20.12 20.89 1 ? 74.13 29.54 
f,320.000 .. 20 20.44 20.,6 1.: 78.89 25 . 03 
E ,380.000 :,19 20.78 21.24 1 .. 6 77.59 31.16 
F,440 .000 :19 21 .31 21 .41 1 :0 72.72 26.51 
v,:500.000 :,20 22.38 21.02 1,:3 73.28 24.14 
,560.000 : 17 23.05 21 .89 1 :.6 76.85 22.50 
6620 .00 012 , 23.35 24.63 1 ,.20 91 .58 28.74 
6680.00: 
67400.0 
.11 
.,07 
24.50 
24.31 
25.47 
29.85 
1.:.6 
1.:4 
75.81 
78.88 
22.52 
23.96 
0.02 24.11 38.34 1 .26, 73 26 13.Ge 
k.6O.000 :.05 23.42 32.97 1.:15 7675 16.62 
F920 000 l1 23.51 26.56 1 ..0 76.51 17 .62 
C.9 80.000 18 23.44 21 .80 1 ,., 82 .3,3 18.47 
7040.000 :.25 23.77 19.18 1,25 79.85 19.03 
710. 000 : 31 24.41 17.39 1 ,:.3 71 .79 24.07 
7160 .000 39 25.40 15.72 1 '.'0 74. 56 17.72 
7220.00 .47 26.64 14.41 1 .41 77 .81 15. 33 
7280.000 :. .56 27.65 13.17 1,34 79.24 16.72 
7:340.000 61 28.60 12 .63 1 ,46 71 .45 14.64 
7400.0o0 . 65 29.46 12 .22 1 ,42 91 .33 15 .13 
7460.000 .71 30.47 1 1 .66 1 '.7 74.87 22.03 
7520.000 :.76 32.27 11.20 1,39 75.90 15.79 
'7580.000 .. 76 34.16 11.18 1.29 76.12 18.05, 
7640.000 :,-2 36.90. 11.56 1.55 91.00 13.29 
"700.000 :,69 40.08 11.81 2>44 78.46 7.56 
7760.000 :. 69 41 .05 11 .85 2 ,92 70.99 6.20 
1-820.000 .66 40.12 12.06 2,60 77.11 7.03 
7820.000 .56 38.52- 13.18 l,1 2 30.56 10.72 
7940.000 45 37.-5 14. C7 1 25 8. q93 1 9. 16 
.:000.000 ,42 36. 88 15.22 1 ,019 82.13 27.72 
EEF PLANE E,'T r:MJ: INPUT= .00 TRAN= .00 OUTPUT= .00 
NPRIL.t 13= 4 
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r-PM4 G14001 - s/..80"8 0 ..3 TEP 82 15 :: :16 
71, ITCH MRT. *:: POC MODEL -E 2TIN; 
PEFERENCE LNJl IOTEBOOF.' 3,6- P43 
-
1 q I fi] IC21rB: :41.a 
I iI I I I 
I I I I j I 
D I VI 
I
I I I -~ I II 
5.0000 0 • I I I I P0 0 
iI I I I I 
i I_ I I I 
SI .i~ ~~ I2 .. ---- ----- I I ..... II 
i I i F I t.IH I " I1III I 1 I---
I 1I II I jl I -I I I I I 24 .023 
. - . . -I---j-I' . .r . .r - " I - -I . .T . .r . . 
II - *I I I I + 
I -l _ I.. . . 1 l I, 
It I - I i ~ I 
LO;flP t I 
IIi I I Ai 
I III I I j I 
I I I II 
_. _ .J . . L . . .I. . .I. . . -I.. - - - k . . I . . . 
r III I i j I I F E 
- ' L, ----
II II I_ _I II 
I - I I I1 II I I I_ Ii~ 
SIII I I I I 
I i I I I I 
I I I I I I 
1 I I 1I I
 
2 I I I II
 
0 I00 I I I I I
 
5L00 . . _-,00-.110 .13I1, 80OLH ,0 
IF:'',T F PE(,IIEfl'C"Y fM~lHZ 
ORIGINAL PA,, 
OF POOR QUALITY 
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ORIGINAL PAGE IS
 
OF POOR QUALITY
 
GPM4 @1 4001 7-t8'78 0 .3 "EEP ,2 1.h15,"­
_.h-ITCH NPTF:::, POC MODEL -EZTIH; 
REFERENCE LMP NOTEBOOK 336-2 P4313,2 1.11 NFIA 21"- 41 
FPEO-MIC V2UrlR LO Z-flB ETH LOZ- V- rip LO"2-B R-9 LO:: 
FOf:tIPRfl FORI,JAPfl FORIIPPf REVEFZ E REYEP E .EVEP. E 
700.000 .. 11 26.61 25.50 1 I4 30.33 33.31 
5060 .000 .1126.3.3 25.65 1 .04 86 .6 33 .33: 
03 •120.00027.26 28.22 1 6 79.55 31 .9 
5180.000 o,6 T2?.90 30.27 1 :0 77.52 2 6.23 
5240.000 .9 .­ 8.2 1..6 .96.69 -3.91 2 
5300.000 
16r.0l, 038 10 28.80 29.10 28.11 26.65 1.9 1 78..72 -. 2 , 2 35 4 
5420.000.,09 28.94 2T. 27 1 08 81 .66 2 .59 
5488.000 0? 23.70 29.79 1.:.5 75.-s5 23.14 
5540.000 06 28 ..30 30 .72 1 :.8 71 .59 24. 35 
"600.000 06 27.69 30.92 i.V5 74.86 32.14 
5660.000 .0 27.05 32.71 - 107 77. 11 29.17 
5720.000 .103 26.30 37.12 1.8 75.37 28.23 
57 0-.000 :..03 25.49 37.56 103 74.81 36.36 
5840.000 
5900.000 
:..05 
2,07 
24.40 
23.34 
32.93 
29.07 
1 .0 
128 
82.24 
83.03 
27.95 
i,.8c 
'5960.000 :.ii 22 32 25.61 1 4 76.8-. 14.2? 
E020.000 :15 21.44 22.90 144 77.00 14.91 
0880.00 0 2.63 21 .49 1 20 74.80 20.91 
-;140.000 :20 20.56 20.84 1 -,8 78.07 21 .59 
'b200.000 ,24 20 .87 19.27 1 22 830.96 20.08 
260.000 .28 21 .3 18.34 1 037 80.12 29 . 08. 
E.329 .000 .23 21 .85 18.1 1 :.2 77.58 24. 69 
... 2. 22.20 18.51 1.:.7 98.96 22.22 
.440 .C00 : 26 22 .43 18.84 1 :.6 77. 98 22.86 
'500 .800 .25 23 .09 18.94 1 .20 76 .02 21 .02 
F560.000 
.62 0.00, 
:.,22 
:..17 
23.45 
23.91 
19.96 
2.10 
1,21 
1,:.4 
79.97 
90.12 
20.38 
23.50 
t.680.000 :..12 23.90 24.80 i,:.@ 72.39 26.G4 
6740.000 -07 24.13 29.65 1,07 82.24 29.63 
f,809.000 :. .04 24.19 34.16 1 .. 72.31 29.22 
h860.o0o , t03 24.35 2 .24 1 :.1 72.25 126b.01 
6920.000 :.,15 24.10 23.25 1''.7 76.78 2Z.28 
k930. 00 :. .23 24.24 19.62 1 ,22 77 .. 3 20.02 
7040.000 .81 24.45 17.44 1.:.8 84.37 21.50 
7100.000 :..38 24.89 15.90 1.A4 73.98 373.83­
7160.000 :46 25.49 14.58 1,:4 72.49 23. 
7220.000 ".53 26.00 13.5-3 1,:.6 30.07 22.75 
7280.000 ".62 26.16 12.55 1 ''.6 76 13 22.02 
'-340.000 . 66 ;27.46 12.13 1 ,29 71 .88 17.96 
188.32 
7460.000 .,73 29.56 
i .81 
11.43 
1 9 
1,-3 
77.34 
84.36 
21 .14 
19.71 
7520.000 :..78 31.35 "i1.04 1,60 69.64 12.76 
7580.000 ,78 32.80 11.06 1.51 74.23 13.84 
7640.000 2.73 34.70 11.48 1,40 79.24 15.63 
7700.000 :.69 37.00 11.77 2,21 87.89 0.46 
T760.000 :..69 37.87 11.78 .2.,"'7 73.32 6.31 
-7820.000 :.67 37.51 11.98 2,64 80.77 6.92 
,30 .0 0 - -57 36.55 13.04 1 .f.,06 79.35" 10 .43 
;'940 . 000 1.47 ''5 re.80 14 46 1 .0:10 71 .55 1T 9 0 
:00.00. .43 35.16 15,00 1 ,.0 7 4. 3? ,26 11 
REF PLPIIE E,:T ':ftM IIIPUT= .00 TPPM= 00 OUTPUT= .0C0 
f'lPRIL I )= 4 
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f PM4 C14001 7':.8 T8 0 ".3 -EP 83 15:':4:50 
-WITCH MPT "':: POC MODEL -E-TIHG 
REFEPEHCE LM1.: NOTEBOOK 3S6-2 P43 ORIGAL PAGE FJ 
1 3,2 -1H H .-2 12 :4 1 OF POOR QUALITY 
j0. 000 
I j'I I I I 
i I i i 
I I IIII 
.---- . .. .... --------- ---.. - . - ­
iI S I I - I 1 
I I I II 
II [I I IL : " - - .II I "I Ii 
I I I I i 
B-- Y---- -- - I -- 1-----------------------I--------I I ----- IL------ - ---- -- - - I 
I II II 
I IIII =l 
I II-
I I *I II 2 .' 
I i I , I I 
I I 1I I II 
flI I ihJ I I#I II I. . I 
LO -- : . . -- -- -- - - -.. r- --... .... - - - - I,LO .484.... ... 4-- --- .- - -- 5.. I ,-r- --
FII~RP I I I I 
I I I I I II " 
IItII I I I I 
--------------------------------------------- I-----------
I I I] IiI I II[I I "i I II F E 
iII I I I I -
II 
i 
II 
I 
3 II 
I 
VII I 
I I 
i III 
I 
t 
II 
I 
I 
I 
I 
I 
I [I 
I 
" II 
I 
I 
II 
I 
I-
I 
i 
i! 
Ii 
)00 0I I i I I 
5000,L 300.00 ,'BI',,' 8000.0, 
14E, T FRE.UENC'' JMHZ)
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*ORIGINALra=OF pOOR QUAOI'rf 
GPM4 914001 7.':.8.'78 0 :.3 &EP 82 15:42:41
 
;I.JITCH ipTP:::: POC MODEL -E-TIHI 
REFEREHCE LPl. IIOTEB00V .. 38.-2 P4 3 
14,1 ,il HA.214::41 
FPEQ-MHZ V 'IjF 
FOFIIRPD 
LO.C--BB 
FORIdnPB 
FTI LGZS 
FORAPD 
Y ,IR 
REYEF.H: E 
L03-f.lB 
REYEP E 
P-. LO"C 
F.,EVER -F 
00 
5060 
.0.00. 
000 
10 
:.12 
26.17 
26.12 
26.84 
24.68 
1 ,'fO 
1.08 
81 09 
82.,6 
35.96 
28.64 
E1120 0o0,8 2 G . 13 21 .64 1,:.3 85. 12 24.08 
180.000 :..20 2G.39 20.80 1,:.5 31.38 23.24 
'240.000 :,25 2. 70 19 .11 1 .9 76 .54 26.97 
9'0 000 i.2 2697 18 .91 1 ,L6 76. 12 30.80 
J360 .000 
9420.000 
.26 
:..30 
27 .16 
27.17 
18 86 
17.63 
1 1'.0 
1 .:.0 
74 .50 
35.45 
26.63
26.51 
5480.000 :32 26.97 17.22 i 07 70.93 29.09 
5540 .000 .31 26.4 17 .37 1 06 73 .99 -30.61 
5600.000 :31 26.19 17.48 1 .03 79.22 38.12 
5660.000 ...31 25.66 17.35 i .:.0 89.54 26.57 
5720.000 .32 25.18 17.15 1.23 77.56 19.72 
57 0.000 24.53 16.99 1.25 74.89 18.99 
5840 .000 .31 '3.89 17 .41 1 .:.3 75.41 23.99 
5900 .000 :..29 23.1.3 17 .87 1 8 79 .64 28. 53 
5960.000 ..27 2.36 18.58 1,:.4 80.66 23.69 
v.020.000 ... 25 21.53 19.02 1I,8 74.13 23.60 
t080 000 .22 20..3 20.07 i,:.7 77.13 21.99 
6.14 0 .000 :..1? 20.42 21.89 1.24 76.81 19.45 
200..000 ,12 20.11 24 .79 1 1:. 75.61 25 .37 
E.260. 000 .08 20.16 28.35 1 .6w6 81 .3'4 3 7i3 
.320.000 0 20.55 23.79 1.:.i 81.60 25.53 
F.330 .00 : .10 21 .09 26 .57 107 1 .84 29. 80 
(440. 000 14 21 .84 23.62 1 .:.0 76.10 26.74 
6500.000 :,16 22.84 22.37 1.:2 76.50 24.64 
E560.000 .. 19 23.27 21.21 1,:.7- 79.99 22.31 
t620.000 :.,22 23.15 20.00 1.211 77.44 20.47 
t.680. 000 :.,23 24.38 19.79 12:.6 76.65 22.59 
f740.000 :..2-3 24.07 19.71 1 ,:.3 78.02 24.25 
1.800.000 :.21 23.53 20.54 1,26 71.11 18.73 
h.860 .000 :19 22.72 21 .05 1 ..35 76.72 16. 50 
F;90.Q :..15 22.7 23.30 1 ,:20 73.76 17.63 
6980.000 : .13 2.56 24 .46 1 "16 83 .53 18.64 
7040.000 :,12 22.64 24-87 1 25 82.92 18.93 
7100.000 : .14 22.98 23.j67 1 :.4 72.15 23.8 
7160.000 :20 2.3.43 20.64 1.129 70.61 17.86 
-'2n 000 :..29 24.25 18.02 1.41 177.78 15.36 
7280.000 :37 24.93 16.09 1.35 80.94 16.64 
7340.000 : .43 25.91 14 .97 1 .46 74.54 14.59 
_00.000 :52 26.95 13.73 1.42 86.21 15.18 
--.460.000 ..62 28.27 12.55 1,:.7 77.90 2.05 
.520 .000 .68 30.15 11.93 1 ,.s9 73.74 15.76 
7580.coO ..7a 31 .93 11.76 1,,Z9 72.52 18.03. 
7640.000 .68 34.40 11.87 - 195 78.01 13.32 
7700.000 ,71 37.36 11.65 2.44 88.20 7.57 
7760.000 ,71 38.81 11.60 2191 75.69" 6.22 
.-7820.000 .69 38.87 11 .86 2 .60 82 .05 
.--.. , . .6 -, 3,1 1 .-'1 39 10 .74-
K00 0 E. 56 38.68 13.23 1 .119 74. 59 27.55 
REF PLANE E.-:T UM I IHIPUT= .00 TRUl= .00 OJTPUT= .00 
NPRILf l.i= 4 
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-------------- ---- ---- ----- ----- ---- -
GPr4 G14001 7.':-83/ 0 :.3 SEP 8 15:4:.:57 
VhIITCH iTP':, POC M'fODEL -ETIHlG 
PEFERENCE LwII NOTEBOOK 38-2 P4314,10H14.41aORIGINAL PACE i!'4A 
 OF POOR QUALITY
 
:0 .000 - - -
I [ I 
' ISI I II 
IIII 
- - - -I I I I I 
J I I" I I II 
"I I! 
I 
T 
.. 
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IIII 
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------------
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----
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I 
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----- -- O'" D 
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I I13
III I 24.-3r 
-- - ----------------------- 4I ---- - ---------
I III "I2 • 3I 
i l
 
"I II i t , I I 
I II 
II II II 
II I I I 
I I 
LOQfB I I I 
E Rd I IPBI I 
50000 VI 30 .0 I N. 
...I-- ------------ I _I I . . 
II A 
T ----E.- I I RE U-flEfHZ I 
l I I I 
I I 'I 
I I I I F E 
I III 
II I I 
II I I 
I I I I 
30O'I .O I "I "I I 
5000 .I -300.00 .f"31; 8QOCI .0 
NE:*T FPRE@U,. .IEUHCY (,HHE) 
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ORIGINAL PAG@E 95
 
OF POOR QUALITY
 
f^PM4 r,140n1 a.:8.7j '..3 3-EP 82_ 15:4t,:46 
ghlITCH Pl.-TPZ:', POC MODEL -E.CTIHG 
REFERENCE LMD NOTEBOOK S-2 P43 
14,2 IIt, HAR-215::41 
FFPEQ-MHZ V,:I.IR LOC:-DB RTH L07g V ZI19P. LO-.3-DB P-H LOIS 
FORI'-JAqRD FORIlAPD FS0PII APD R EVE FZ-E R E VE R :;E R E YE R:SE 
00.008 8 :.,7 2_, .2h 29.77 1 .04 83.52 '33.62' 
500.....92 6. 8 7. 3 8 1 .14 84.61 -'-.- i 
=.5120 .088 .14 a,G 95 2 3.65 1 61 88.:;50 31: *34 
518n0 008 .16 2 7 .37 22 .61 1 .0 78 .09 26 1.3 
-5240. 0 :..2,0 27,83 20.95 "1 .676.62 ;
 
F'.:On3 B0. .20 28 36° 2 0 .T 1 :5 7 6.77-- 2
0 Ao , .3-8 
6 8 7 .7 0.,72 V), 2-80.0 1 74.23 .49 
5 4 20 0 80 25 a,'8 98 10 8 5-. 09.19 
5480 00ot .26 2 9 .09 183.64 1 :.5 76'l.7T.7 22.97 
5J540. 0 :.8,26" 29.0 4 18.85 11:.3 -'-2 .48 24.15 
4 . 0 4  
5600.0008 :- 5 28.57 19 1,0-5 02.2 31.7 
.6008 08 Is 107 28.8926 2 .6 765.24 
5 7 2 0.. 80'0',-, ,0 27 -.. 18.30 As 7 7.4 1 27.8h6, 1 
-780.000 ..3 26 .37 18. 12 1.03 75.68 '5 3 
5840 880, .2"7 2 5 .38 18.59 1 .0Q8 7 5 .6133 27 . zi1 
5900.000 ,25 24.t,48 194.08 1 ."9 92 .83 18.00 
5960 000 ,23 23.57 19.62 1 A 8 79 .01 14.'21 
60820.0 22.58 1.-44 .3 .85 14.82888,23 1'9.86 
F.,030.000 :,20 21.51 20.88 I .Lo 73.54 28.89 
6 1480 0 ,15 a,0. 7 6 22.98 1 .:.8 892. 90 21 .88 
t,-200.0008 .Ii 20.2.8" 25.38 11 23 74.91 19.83 
V,260.000 .818 ao.88 28.39 1108 83.24 27.95 
6320 . 00 . 05 20 .2; .31. 99 1 1-.1 84.12 25 .34 
t 380 .8000 2 20.75 -38,.30 1 .7 76 .85 22. 24 
E-440 000 ,806 21 .44 31 .371 1 :.6 81 .61 22 . 36 
0 0 . :.8 2-- .39. 28,.20 i 28 83.19 20.?0
 
6.5 68 .00 L,10 23.00 26.18 i 1 78.79 20 .61 
66208 00 ,.13 23.3:3 24.47 1 :,3 75.02 24.02 
6;680.000 ,.15 230. ,51 23.08 1 M9 74.09 -27.48 
"
 2- 4 8  
6,;40.0008 . i 23"'...'8 2 1,07 7.3.89 29.72
 
,800.0 :.8.15 23.22 8 .8 1.08 73.22 28.48
 
t;60 00 :. 1 3.2,3 2 .89 1 :.i 2.51 25.894 
6920 .80 0 .15 2-_.03 2-'2 .9t; I ':6 74.78 '22.56 
6'980.000 23,.15 22.10 1.22 80.55 20.16 
"0  0: .9....2, 21 .2:8 1,:.B 894.68 21.48
 
7188 008:._,2 2---.49 20.24 1,04 7171.40" 33.92,:,
o 
7160.000 ..-27 23.80 18.56 l.'.4 74.09 . 23.95­
7220 ,00C 133 Z,-4. 12 17.84 . 1 .6 78 .8P4... 22.76
 
7230.000 :..,39 2"4.90 15.73_ . 76.81 22.77 
.34,0.8000 :..43 26.00 14.97 178.74 17 .92 
40-0.000 . 50 27 .3c3.96 1 .:9 83.16 21 .11 
.460.000 :..5? 29.08 1 .88 1.238 . 519 7
 
-5;,' . 5 31 .25 12 .24 1 ,FO Th..6 1 12.74-20.80Pi0 
,580.000 .66 a?-.8s 12.09 i;.51 . 73.17 ,_ 3o 
76 088 65 34 .71 12. 16 1 ,.40 73.59 15 .64 
7700.000 :.68 38.90: 11.9 2.,21 84.55 8 4 
7760.000 :. 3" .2 8 1-8 -­69 11 .3,", 
.7820 .00 ¢ 67 38 .32 11 .99 2 .64 96 7 - 6 9 ] 
" " '- : 112'.7,? 1 87_,.4-1-0.4:3 
7 3 cl.u0",3 3:7 .71 1 3.60 1 . 0 76. 18 1T..59 
f:00 o l563 -. .33 13.26, .1. 7 .6 2C,. 16 
F'EF pLPHHE _,' :I'M}. INPUT= •.88 TPAN= .00 OUTPUT= .00 
H'PAILf 1 J= -4 
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iPM4 G14001 .''78 0 :.3 SEP 8- 15:45.54 
"+iIITCH MRTRIU: POC MODEL -E3TIN' 
P.EFEREHCE Li]1 NOTEBOOK 38.-2 P43 
14,2 ON HNC215141a ORIGINAL PAGE M 
OF POOR QUALITY20 .00 --
I 3 I 
I I3 I 
I I I II 
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I 3 -------------------------------------------I --- ---------
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-----------­ £-- I -----------------I1 --------­ r --II L- --.. - -
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C41PM4 C14001 7".8.'78 0 	 :.3 SEP 82 15:r4:05 
-LITCH MfiTR4'::- POC MODEL -E TIN' 
REFERENCE LH]: NOTEBOOK 381;-2 P43 ORIGINAL PAGE la 
-16,1 ON NP217-::41 OF POOR QUALITY 
FPEO-MH7 V'I'P LO:- -nB RTI LOS VCIIIF LO S-fll R.N LOz;
 
FOPIJPRD FORWARB FOPIIAPf REVER7E REVEP E REVER2E
 
8008.888 ..10 27.19 26.17 1 33 88.95 35.60
 
9060.000 .- 07 2 .6'3 29..66 1.08 80.02 2.62
 
5120.000 .00 26.43 66.70 1.*3 77.57 24.20
 
5180.000 .,03 26.52 35.45 1.:.5 88.76 23.1 3
 
1a 2 "5240.,08028.54 1 :.0 82.25 26 .80
.72 

5300.000 .,09 26.92 27 .57 1 .6 77.60 30. 53
 
5360.000 :..09 27.08 27.20 1,:.0 74.723 26.79
 
5420.000 ... 14 27.07 23.78 i,:.0 83.12 26.68 
5480.000 :..16 27.06 22.63 1 .07 8.3.14
 
9540.000 :..16 26.84 22.83 1 .-36 72.35 30.25
 
5600.000 .15 26.59 23.11 1 ,-)3 74.48 37. 48
 
5660.000 17 26.25 21.9.3 1.:.0 85.19 26.50
 
720.000 19 25.83 21.18 1 23 79.97 19.63
 
9 780.000 .19 25.32 21.11 i,-.6 73.74 1 89-.

5840 .000 x,19 24.71 21 .28 1 :.4 7. 30 23.81
 
F900 .-oflcl .19 23..90 21 .43 1 A8 80 .94 28. 55
 
5960.000 .19 23.09 21.29 1,.4 79.66 23.79
 
.20.O00 Z2.18 	 1 78.24 .39
19 	 21 .27 . 08 2 8 
-17
;-080.000 1.41 22.29 1 .8 78.53 21.82
 
t;140.000 :..14 20.70 23.89 1,24 76.28 19.40
 
620,0.000 :..14 20.09 23.67 1 .:.1 74.37 25.52
 
6260.00 0 :..13 19.81 23.98 1 .6 79.31 30.23
 
b320.000 .. i1 19.91 26.02 1 ,: 2 76.89 25.13
 
380 .000 :. 08 20.2A- 28.56 1 ,06 78.44 30.30
 
644 0 .000 :..08 20.90 28.52 11:0 76.42 26.68
 
b500.000 :.,08 21.73 28.74 1.:.3 80.80 24 7
 
6560.000 .O0G 22.36 31 .45 1 ,:.6 79.6 8 22.41
 
,620.000 ...02 22.88 38.53 1,21 79.50 20.61
 
66680.000, :.03 23.07 36.25 1,:.7 75.58 22.27
 
6740.000 '.03 23.70 35.78 1 :.3 89.98 24.25
 
t-800.000 ...05 23.63 31.96 1.26. 78.14 18.93
 
t860.000 10 23.14 26.27 1 .16 71 .31 16.41
 
r'.920.000 13 23. 20 24.15 1 :1 75.73 17.42
 
t;q80.000 : .19 22.75 21.14 1., 76.97 18.76
 
7040.000 ".,24 22.20 19.36 1.25 78.39 19.13
 
7100.000 .. ,-9 21 .71 17.88 1 "5 74.34 23 .33
 
7160.000 .. 36 21.45 16.36 1.29 68.82 17.94
 
7220.000 .41 21 .96 15.39 1 40 74.61 15.51
 
7280.000 :45 22.47 14.73 I .35 78.47 16.47
 
7.340.000 : 46 23.45 14.49 1 47 70.89 14.45
 
7400.000 .50 24.57 13.98 1 42 78.48 15.20
 
.469.000 54 26.08 13.40 1 :.7 76.7-3 22.19
 
1.55 .520.000 	 1.40 75.45 15.56
28. 3 13.28 

7580.000 1-52 29.86 13.65 1i 9 70.07 17.95
 
7640.000 ..49 32.03 14.17 1.55 74.50 13.28
 
7700.000 .48 34.89 14.33 2.46 78.74 7.50
 
7760.000 . .45 36.29 14.76 2,4 69.49 6.16
 
,'7820.000 '.40 36.08 15.57 2,61 86.06- 7.01
 
17.11 "86.46 

7940.000 	 :.26- 34.67 18.84 1,1 5 78.10 19.20
 
1000. 000 2- - 59 18.79 1 , L' 7'2.72 27.69
 
880.000 .132 35.13 	 1, 2 10.74
 
:. 6. 

REF PLAH E EXT :;i 'H INPIUT= .00 TRiIRI= .00 OUTPUT= .00
 
-P:ILE 1I= 4
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'PM4 GI4o001 71:.s. 18 0 -3 -?EP 82 15:E .:21 
?!,ITCH MRTP::X POC MODEL -E:TIUC 
PEFERENCE LHP NOTEBOOK 38.-2 P43 
16,1 flH HflR.217 :41- O AiLPtq 
OF POOR QUALJ.­;'0. 0 00 . . .. .. - -- . . :--- -- ... - -------.. ... . QUALITY 
I -' I I I I I 
Ii' l 1 I I I I I 'I 
SI i I t I i I 
S I I I I I I 
:,.O0000 , I I I I\ 
DIV - :....-: 
I -I - I I I I , 
iI i I I I i Ii 
iI 1 I I I I 
i I I I i - I - I S. . . . . I I _ __ ' I , . 
SL -L -- . . . ­500I I . I 'i i 
JL-O--------------L-------, I *I I -------- I, I L3-l. 
II I 1 I II ' 
I I I I I I 1 I 
It I I I I 
P iI IOh.R I I iI I 
II I I I I II 
I II II 
I II I I 
i I I I I 
I-----------I I- - -I 
. . . L I . . . - I . . .- - 3 6 .. . . . I . . . . . I . . L . . . . I ­13 I I I I 
I i I I I I i I 
I I I I I t I1 IH RREQNC M7 T :: 

iIiI i i I 1 I I1 
5000 .Ut 300 ,00 *flLI' . 800l~i .0 
NIE::T FFR@EI1_,LECY NH: i 
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ORIGINAL PAGE 13
 
OF POOR QUALITY
 
iPr4 G14001 7":.3/78 0 :.3 ?EPo82 1.5.H27 
IdhITCH MRTRP':. PO: MODEL -E$TIHG 
PEFEPEHCE Lf ] HOTEBOOK 386-2 P4 3 
16,2 ON 149:Z216 ::41 
FPEO-MH V:."1UIP LO Z-DB FTN LO ;& V'I'R LO'--B . - LO3Z' 
FO.I'IAPD FOPIJdPD FO P.AP.D REVER:E P.EVEP: E PEVEF- E 
5000.000 :. 12 25.7. 25.22 1,04 7..80 32.95 
5060.0 x i,08 25.76 28 13 1 .o4 83 35 -'3.E'> ' 
5120.000 :.03 26.13 37 .77 1 ,1W6 81 .75 31 .45 
5180.000 :..03 26.46 35.5. 1 :.0 83.28 26.17 
5240.000 ...05 27.15 31.66 1.'.6 78.09 22.73 
=;300.000 .06 27.79 31 .09 1 .:. 75 .5 23.37 
9360".000 :..06 8.35 30.87 1. t7 75.10 29.44 
5420.000 :10 28.70 26.36 1,M8 95.72 2:3.53 
5480.000 .12 a's3.82 24.84 1 2:.5 77 il 2 2 ,9 
5540.000 ,.12 28.71- 24 .'72 1 2:.3 74 .00 24.21 
-600.000 :..12 28.46 24.60 1 .05 75.55 31.79 
5660.000 .. 15 28.11 22.99 1 ,07 76.03 28.88 
5720.000 :..17 27.55 21 .99 1 .*H8 79. 33 27.81 
5780.000 :..18 26.88 21.67 1.03 76.79 35.52 
5840.000 :.,19 26.14 21.39 1. .m8 81.66 L7.83 
F900.000 .. 19 25.42 21.30 i .29 86.18 17.99 
5960.000 -20 24.70 20.86 1.48 81.46 14.22 
F.020.000 :..21 23.71 20.61 1.44 75.03 14.89 
t080.000 :..19 22.'48 21.12 1 . 0 77.45 20.90 
b14O.000 .17 21 .63 22 .02 1 :8 73.10 21 .74 
f;200.000 :., 18 21 .03 21 .51 1 ,22 73.44 19.94 
t-260.000 19 20.68 21.44 1 108 75.19 28.41 
F,.10.000 :..16 20.75 22.62 1 ,:.2 90.8"3 25.01 
-,3,0.0" i...13 20.910 24.25 1,:.7 79.84 22. 6 
'440.000 :..12 21.49 25.07 1 .:.6 76.6a 22.69 
6500.000_ .. 11 22.27 25.66 1.20 71.49 20.38 
k;560.000 :..08 23.04 27.95 1.211 85.88 20.37 
E.620 .000 ,04 23. 6 33 .73 1 :. 4 80.43 23.67 
66 8 0.000 :.,0 24.05 "40.70 1,9 75.50 27.26 
F.,740.000 :-.03 24.12 35.64 1 06 85.83 30.34 
C80.0 0 .. .07 24.18 28.86 1 ,P7 69.78 29-.17 
t860.00 0 :..13 24.11 24.46 1.:.1 71..89 25.47 
r,920.000 .18 23.70 21.62 1 *.7 7-.84 22. 
E.980.000 :.24 23.40 19.46 1,2i 30.99 20.31 
7040.000 :.-.3 23.04 18.11 1 :.8 78.97 21 .83 
7100.000 .33 -2 .96 16.98 1 03 73.62 35 .33 
7160.000 .,39 23.11 15.70 1,3.3 69.45 24..3-, 3 
'220. 0r 0 .,44 23.19 14 .89 1.5 78.83 23.08 
7280.000 ,47 3.93 14 .36 1 ...6 77. 77 22.46 
7.340.000 :..48 25.02 14.25 1.29 72.64 17.89 
7400.000 :51 26.14 13.82 1:9 84.22 21.23 
7460.000 ,55. 27.70 1.3.29 1,23 78.48 19.59 
7520.000 ,5. 29.46 13.18 1 .t0 72.06 12.71 
7580.000 -. 53 30.81 13.56 1.51 70.80 13.83 
7640.000 :.49 32.18 14.06 1,40 77.40 15.63 
7700.000 :. .49 34.35 14.17 2.22 86.67 8.44 
7760.000 .. 46 35.79 14.53 2I,8 74.53 6.2'9 
.;-7820.000 .42 36.13 15.24 2.64 74.94 6.92 
T880.000 .. 1 a 21 16.64 1 .Gi6 79.6P 10.45 
7940.000 "..a8 36 .48 18 . 16 1 ,-.",0 75.14 17.59 
:00-.000 : .28 36.53 18.08 !18 -0.8.88 26.06 
REF PLANE E::T : GM I : IPUT= .00 TP N= .,00 OUTPUT= 00 
FRILL il= 4 
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------ --------- 
CPM4 G14001 7-':.S,'78 0 .3 -EP 62 15:49:47
 
-WITCH MPTPi:: POC MODEL -ETING 
REFERENCE Lii3 NOTEBOOK 386-2 P43 
16,2 0H1 NP?21i6 :4L ORIGINAL PAG J 
OF POOR QUALITY 
20. 000 
I I I I I 
I It. I I I 
I I I I i 
,DIVI---- ...-..... .. --- ._ -----------
I I Ii II 
"E.. .. . -I.. . .. ­.0 U0I . . I"" - . . -. 
I II I 
I II I gI
 
I lI I j I "
 
I I I I I 
I I I j I I LOC.-fB------------------------------ I= 
iI I I I - I I 
I I I I . 2,4.031 
- -----...--- - ....- ... -- - I 
I i I 
LO - - ------------- - --
.. .... II_ _ _ 
-
_.... . . . 
2I8 5 1 
FCPI.IPRfl _I , 
II I 
I 
II 
I ,I 
IIIII I II 
I .I I II Il 
I I I iII 
I I I I I I 
H I T IF:EI2 I 
... .. . .... .-. . . .. .. .

-i . . J' - - . . - . L ..-. . . .I. . . . . . . I- . .. . 
I j II/I 
I ,, II I I IiI 
------------- I I 1II 1 
I I I I [I[ 
I I I I 
IiI i I I I 
;0.00u i 
NiE::TI F EBIdlE80C; (MHi . 
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ORIGINAL PAGE i3OF POOR QUALITY 
rPM4 G14001 7. :.8.'78 0 .O.3" ?EP 82 15-7:42 
IhlTCH IATP-X POC MODEL -E&TIHG 
FEFEPEUCE LM]; NOTEBOOK 38E--2 P43 
17,1 ''N Hl i21. :'41 
FRPE -MH-'2Z v"1P LO.'"-DB FPTN LO-- V 7U F: LOzs-flB F-N LO-. 
FOPIIPRD FOPhlARD FORWARfl REVEF:--E REVERZE PEVEr.c-E 
5000.000 " 27 25.54 18.44' 1 ,.3 S5.41 35.98 
cio60.000 :..21 25.55 20 .60 1 ,08 84.84 28 
5120.000 :. 13 25.79 24.24 1 :.3 94.12 24.10 
180.0 0 :.,ii 26.18 25.85 1,:.5 85.50 23.22 
240.000 . .1 26.57 25.47 1 .0 86.51 26 .85 
C300.000 : 1 27..04 25.81 1 '46 77.9 7 30 .67 
9360.000 10 27.43 L6.10 1 .0 75.79 26 70 
9420.000 .14 27.74 23.68 1 .0 .1.70 26.63 
4o0.000 .17 27.81 22.07 1 ,06 80.63 30 .15 
r540.000 .. 18 27.75 21.6? 1.06 71.25 30.59 
9600.000 . .19 27.61 21 .40 1 ,03 76.58 '7 8 
5660.000 .23 27.33 19.74 1 :.0 85.34 26.75 
5720.000 .26 26.82 18.74 1.23 79.90 19.76 
5780.000 :.28 26.11 18.34 1.26 74.02 18.93 
5840.000 :30 25.16 17.68 1.:.4 77.66 23.61 
5900.000 : .j2 24.24 17.30 1,)7 81.26 28.91 
5960 .000 :..34 23.24 16.79 1 :.3 79.15 24.05 
.­020.000 :..35 22.33 16.50 1.09 75.30 27.77 
080 .000 .34 21 .60 16.75 1 .:.7 75.67 21 .91 
P; 140.000 :33 21 .03 17.09 1 ,3 74.91 19.66 
t200 .000 3 20.77 16.87 1 .:.1 77.49 25 .1" 
t,260 .000 :..32 20.88 17.25 1 , , 77.32 30.25 
. .0 0 :.26 21 . 18 .64 1 1.1 80 .20 25.70 
-380.000 22 21 .90 19.92 1 .07 82.61 29 .0 
f;440.000 :..20 22.66 20.72 1.:.0 80.04 26.62 
?;500.000 :..16 23.54 22.39 1 .:.2 75.36 24.68 
'.560.000 :.12 24.00 24.85 1.:.7 86.88 22.22 
.620.000 .11 24.31 25.6? 1 .21 76.93 20.43 
668 0 .000 ..15 24.26 22.97 1 ,.6 74.35 22.64 
t740.000 :1. 24.90 21.29 1 . 80.75 24.15 
F-800.000 .25 24.30 19.10 1 26 74.89 18 79 
b 8 60.000 . 32 a3.65 17.09 1 .15 74.55 16 .58 
6920.000 -39 23.85 15.82 1 :. 73.56 17.61 
)980.000 :. .48 23 .41 14.3 1 .27 73 .66 18. 59 
7040.000 .54 23.29 13.48 1.25 79.02 19.15 
7100.O00 :.,59 23.46 12.90 1-.4 75.24 23.60 
7160.000 ... 64 24.02 12.29 1,29 68.44 17.89 
7220.000 :.. 68 25.21 11.94 1140 73.83 15.52 
.280.000 :..71 26.43 11.60 1 ,5 77.16 16.55 
7240.000 :.,70 27.91 11.77 1.47 72.53 14.48 
T400.000 :..67 29._1 11.99 1.42 86.44 15.19 
7460.000 .,66 30.69 12.09 1,:.7 79.37 22.22 
7520.000 :..63 32.26 12.45 1.40 73.86 15.58 
7580.000 1.54 33.54 13.44 1 .29 73.50 17.98, 
7640.000 :..44 35.44 14.80 1195 82.31 13.30 
7700.000 :.'38 38.00 16.00 2.45 88.38 7.52 
7760.000 :32 39.17 17.16 2 .93 76.74 6.18 
7820.000 29 39.06 17.98 2 60 94.97 7583 
.880.000 :.,25 38.22 19.11 1 11.2 75.47 10.75 
. . M0 . .24 37 .71 19 .28 1 5 7,.73 19._1 
... .00o ... 37.61 18.07 1 1? 78.22 27.73 
'EF PLRtHE E-:T: CM': IH4PUT= .00 TRN= ,00 OUTPUT= .00 
NPRILL ll= 4 
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ORIGINAL PAGE i 
OF POOR QUALITY 
L4PM4 G1401 ?":.8,78 0 :.3 SEP 82 15:.!P:58
 
ZhITCH rATe.::, POC MODEL -EZTIH'
 
REFERENCE. LNd: HOTEBOOC 38h-2 P43
 
1,1i 101NHAH 218-.41
 
20.000
 
DI I I I I 
II ii I I I[ I I j II 
I I I I I I " II
 
I i I I1 I I 
" 02 
f YI 
I 
I 
I 
I 
I 
I 
I 
I 
Ia 
i 
I 
I 
I 
I -
I 
I 
I I I _ I I I 
Ii I I I I I * I I 
I I I ' I I 1I I I 
I- - - I- - - I ---
I I I I I I I I -
I 
SI 
I 
I 
I 
i i AI 
I 
I 
I 
I, 
I 
Z:]-9. .. I' 
i 
.. . i 
I 
- -
/ 
I. 
II 
." i . . I 
I 
.. .i-. 
II 
. - ,I i . 
II 
. I .. . 
--II 'L I I I I I I I 
II 'I 1 I I I l 
LIO- Bi I I I I I II 
I i I I I I I I 
FOtPR I I I 1 I 
ClC jJ7' 
 I I FPE11 I 1I I - I -,, -- Ij . V 800 1501 . 0 D L0.0I I I - I I 
IIII I I I I 
III I I I I I 
I I I I I I I 
I I iI I I I I 
H. . .. FRT.. i1-E.. . CT: . . . . .... I -EIII :ETF : : FREMHG 
I I I 3 9II I 
ORIGINAL PAGE IS 
OF POOR QUALITV 
i3PM4 '14001 7. :.8 78 0 3 EP 82 16.'.: 02 
JlITCH MPTR": POC MODEL -EETIH 
REFEPEHCE LfB H'TEB'0J "=8"-2 P43 
17,2 UN H-219::41 
LOS- Y.-IJIF LOS. -- DB R-H L- :FPEO-tIH: :'JR L -=-DB FTN 
FOPIIJARf F O R.RB FOPW1ARD R E VEFP- E PEVEP -E FEVEP E 
5000.008_" :..31 23.60 17.38 1 . 81.49 24.64 
3060.00:..26 as3.62 1 :2 79.35 24.9118.83 " 
5120.000 :. 18 23.92 21.67 1 :3 78.84 24.05 
5180.000 "" 14 24.32 23.62 1 :.6 81 .06 22 .83 
=1240.000 .. 11 25.15 25.90 1 :.3 32.50 24.43 
5300.000 1 07 25.90 29.40 1 1ii5 75.77 32 :34 
5360.000 ..04 26.48 33.37 1 ,u4 75.94 34.12 
5420.000 109 26.85 26.98 1 1W 83 .23 33 .13 
5480 .000 .14 27.:25 237 1 Ij 76.24 32 .15 
-540.000 :1 a .42 22.27 1.:.2 71 .73 24.S3 
5600.000 :1'9 27.32 21 .19 1 .14 72.10 23 .73 
C660.000 :.,25 27.04 18.94 1A8 79.11 28.77
 
5720.000 .130 26.69 17.76 1 ,1 75.78 045.08
 
5780.000 ..32 26.03 17.28 1 .08 78.02 28.53 
,.,40.800 35 -25.23 16.55 1.:.5 75.16 2"3.01 
5900.000 .. 37 24.41 16.08 1.26 32.64 18.84 
960 .00 41=40 23.46 15.52 1 .33 77 .51 16 .9"3 
p,.20.000 : 42 22.45 15.25 1.0 76.9"6 17.80 
6080.000 .40 21.35 15.49 1 :.5 72.07 23.26 
b148.0O0 .39 20.84 15.75 1 108 80.28 28.49 
,a200.000 .. 40 20.62 15.63 1 .:.5 71.0c: 22.94 
6260 .000 ..37 20.67 16.08 11,.0 77.42 26.67 
t-320.0 _ ..31 21 .17 17 .50 1 1H12 82.90 42.06 
.3:30 .000 .25 21 .75 19.03 1 ,08 82.41 23.58 
,:440.000 :.21 22.51 20.41 1,:.0 90.45 26.82
 
,500.000 .16 23.40 22.60 1 .:.4 72.93 23.50
 
,560.000 :..09 24.00 26.99 1.21 82.36 20.34
 
6620.000 :.,06 24.43 31.26 1.21 78.77 213.58
 
6680=000 :..10 24.41 26.19 1 ,.8 73.72 21.81
 
C:740.000 :.1-. 24.52 22.08 11,"3 78.81 24.25 
6800.000 :,25 24.2s 19. 18 1 .1 70.57 25.60 
F860.000 .34 23.83 16.80 1 .2 74.90 24 .66 
w?'2 0 no0 ,43 2 26 15.05 1 ,:4 76.47 23,.76 
e380.000 .53 22.99 -13.59 1 .3 76.73 24.47 
-040.00060 12.71 1 .8 77.36 27.89.. 22.83 
1oo.ooo ..66 23.26 12.11 1 .:.1 80.11 25.92 
"16 .000 :. 72 24.39 11.56 1 .5 68. 46 2-.25 
7220.000 ,75 25.72 11.29 1.:.0 70.80 26.71 
7280 .000 ,7a 27 .67 11.07 1 .:.3 73.18 24.16 
7340.000 :..75 29.70 11.32 1.20 70.43 20.92 
7400.000 ,71 31 .323 11 .60 1 ,o'9 80.19 27.68 
7460.000 .70 33. 4 11.73 1 ,:.9 82.79 21 .19 
7520.000 L 34.76 12.15 1.44 73.27 14..5 
7580.000 .,57 35.70 13.07 1 3.6 80.53 16.41 
7640.000 :..47 36.74 14.42 1=,26 79.26 18.78 
7700.000 ,40 38.55 15.54 1 .91 81.43 10.09 
7760.000 :..35 39.42 16.58 2.54 72.51 7.24 
-7820.000 :32 39.50 17.25 2.56 79.40 7.18 
"880.000 ,28 39.24 1120 "1 4 80.79 " .94 
940 , .00028 38 87 18.34 1 ,9 71 62 
r 7 .32 38 .24 17 .32 1 74.87 21=99 
PEF P-HE EXT :tM J INPUT= .00 TRAN= .00 OUTPUT= .00 
NPAI IL' i1= 4 
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-- 
-- 
-- 
ORIGINAL pA.i N
 
OF POOR QUALITY
 
i;pr14 G14001 T/:.8rD 0 .3 CEP 82 16:0.':27 
-IdITCH PRTP.:h POC NOEL -EZTIHG
 
REFEPENCE LAD HOTEiOOkI 38-2 P43
 
17 2I H 1'9I :41 
20 . 000 
-- -

-
 -
 -

-
 -

I I II I 1 I C, 
I I IID.-IV'. - - -. . . . . . . . . . . . .. . . .J -.... . .- - ­.. .

J --

I I I II
 
.0000 II I -
I I I II 
SDIV - -... -- I--- -- "- -
II I j I I I 
I I II I I I jI
I I I[ 4 I I 
.... --------.----..-----------------------. i. . ----------------------------------- L O;-'l-B3 
I j I I I I 
I j IIIII 
I j I I II . 
I I II I I 2>4.,516 
-------------------------------------.. r­L0::-fl/,:I *:' , 
I i I I ! I 
. . . .. . . . .I- I . . . .I. . . . . . . . . . . . .
 
SI I I I I I 
I iI I I j I 
I I " lI I I 
I iT FPEO 
SII I I 
I I I I] I I 
I I I I 
I I II III 
II I I I 
I II I f I 
I II I III 
I jI I I I 
I j I I I I 
I I jIII II)0 .000 I I I I I 
5000 .I .300 .00 ,.'l"'/ 8300H ,0 
lNE2,T FRF'E :IIEI L I M Z 
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URIGINAL PAGg je
 
OF POOR QUALITY
 
r-pM4 G14001 7.''.8 - 78 0 '.3 'EP 32 16:W17:54 
-IJITCH i,TR.:' POC MODEL -ECTIH; 
PEFERENCE LAO) HOTEBOOrV 386-2 P43 
18 1 vi4 HNA - I2 :41 
FPE12-MHE V. UP LO Z--DB F.Tfl LO.S v 3-WIjR LOT-- B R'-H La:73 
FO PP.lD FO PWARD FI0RIJARD REVEF.SE REVEPE PEVER-E 
50900.990 :.,07 25.46 29.66 1 .03 88.50 36.12 
5060.000 ..05 24.44 32.0b 1 ,.08 101.28 28.62 
5120.000 .108 23.92 1 3.00 24.2028.08 .  

12 .8'9 1 1.:. 7- -f,0"23.29:' 
-5240.000 .17 24.05 22.11 1 :.O 5 26. 
5300.000 120 2-4.21 20. 9.3 1 ,6 75.64 30.2 ­
5360.000 .22 24. 36 20.21 1 .:.0 73.37 26.65 
51:30 .000 .. 23 24 .65 5 . .Tn 
5420.000 -7 24.51 18.50 1 .0 79.60 26 .63
 
5480.000 :.,3 24.51 1".56 1.07 82.58 29.72
 
5540.000 :31 24.37 17.38 1,07 70.11 29.97 
600.000 :..31 24.22 17.48 1 13 75.47 37.47 
5660.000.3., 23.90 17.08 1..0 87.87 26.37 
5"720.000 .33 23.57 16.87 1 .24 75.73 19.56
 
5780 .000 3 31 23.09 16.98 1 26 78.7-5 18.33 
,840.000 ..31 22.40 17.52 1.:.4 78.27 23.90 
5900 .000 , 28 21.65 18.33 1 ,s 103.95 28.20 
59_70" . 89 19.14 1 :.4 8.2.-2 23.73 
t..020.000 .23 20.12 19.8:3 1 ,INSi 74.70 28.34 
.,080.000 : .18 19.40 21 .67 1 ,1:.8 76 .52 21 .7.. 
'.140.000 :..12 19.00 25.19 1.24 73.87 19.43 
6200.000 . .09 18.77 27.41 1 ..1 79.73 25.81 
6260.000 :08 18.91 28.71 1 .07 85.01 29.45 
,320.000 1. --. 1 ,.2 77.97 25.209.?37 '30..53 
P380 .00 10 19.91 26.43 1 106 84.32 3 0 .5', 
6440 .000 .16 20.54 22.51 1,..1 74.90 25. 8-3 
6500.000 1,19 21.47 21.05 1 .:.3 72.04 24.48 
f'.560.000 :..22 21.90 20.19 1 2.6 79.01 22.54 
f620.000 :..24 22.18 19..42 1,'2 88.70 20.24 
F680 .000 21.90 18.36 1..7 74.72 22 .33 
6740 .000 :,8 22.61 18.25 1 :.3 83.47 24. 
'800.000 22.j18 18.66 1.27 73.25 18.60
 
boc. o ,25 21 .60 19.07 1 ,35 75.16 1 .44
1 ,920O00 1324 19.30 .- 7Z .39 76.76 

t.980.000 .22 21.45 19.96 1,27 77.74 13.51
 
T040.000 ,21 21.26 20.50 1 '5 80.40 18.98
 
.100.000: 21.32 20.88 11.4 80.01 23.93
 
7160.000 .22 21.63 20.21 1,.30 71.29 17.70
 
7220.000 1,24 22.48 19.30 1,41 74.50 15.38
 
.280.000 1,29 23.58 18.06 1, >4 74.92 16.70 
7340.000 .31 24.93 17.34 1 .46 76.12 14.50 
400.000 :36 26.2 16.24 1,43 92.25 15.11 
7460.000 .43 27.76 15.03 1,:7 78.23 22-14 
7520.000 :..47 29.54 14.45 11139 79.63 15.70 
7580.000 :..47 31.09 14.42 1,29 73.87 18.04 
7640.000 :.46 33.17 14.52 1,55 79.05 13.28 
7700.000 :.,49 36.08 14.16 2.44 79.50 7.55 
.760.000 1,48 37.73 14.27 2.91 77.16 6.22 
7820.000 1,44 38.06 14.86 2.59 77.45 7.06 
78300 '3,7T 3.55 16.11 1, '280.43 10.1-5
 
*.940.000 1 .25 5 .09 19.117. 2 17.56 
2000 .000 , :2- 37 .21 17.30 1 .6'9 93 .98 27.43 
REF PLPHE E::T "'M IUPUT= .00 TRA= .00 OUTPUT= .00 
PAIL' I)= 4 
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ORIGINAL PAGE k@ 
OF POOR QUALITY 
.3. -'EP 82
RfPP4 7 .. ... = 0 :14001 16:2 4:22 
CIITCH MpTTP::: POC MODEL -E"TING 
"PEFEPEI.CE L-,I H'JTEBO' K 38,-2 P43 
132 rA N_:220: "41 
FPEO-MH- V: zIP-R L 0 -- 'B P TUH LO":- V.SWIIF) L0O--BB F'.-H LO :S-Z 
FOrJJARB FOPIPt-D FORP RB REVEF'"E PEVEP E F':E"EP E 
5000 .000 07" 27 .71 29 .58 1 0ir 82.31 29 .60 
:..04 •60.90028 10 33.21 1 ,i7 82.62 29. 8 
a120. 000 .06 28.61 30 .88 1 8 82 .0- 28.314 
5180 000 10 29.18 26 .47 1 .1 82 19 25. 81 
5240.000 ,13 - 29.20 24.13- 1. .2 74.17 24.89 
5300.000 ,15 29.52- 22.87 1 .09 79.81 26.92 
360 .000 18 29..65 21 82 1 .105 :C .70 32 . 8 8 
4 2 0.000 :.23 29 .35 19 .86 1 , 4 80 I 34.8 
c!480 000 1,2G 29.41 18.85 1 ,'.1 88.15 25.71 
540.000,:.- 29.10 18.69 11.3 69.64 24.33 
5600.000 .26 28.44 18.73 1 09 70.12 27.40 
5660 .000 . .9 27.92 18.01 1 174 73.62 33_.18 
5720.000 :.,30 27.28 17.63 1 ,fi4 74.16 33.16 
9,780.000 :-30 26.34 17.68 1,H5 76.40 32.60 
5840.000 :.,29 25.33 17.96 1 ,:.0 78.86 26.20 
5900.000 .,27 24.25 18 .41 1.:5 74.91 S 97 
.960.000.26 238.25 18S,.66 1 ,40 86.81 15.52 
6,020.000 .25 22.14 19.01 1 ,Z.3 76.08 15.93 
.,080.000 ,.22 21.04 20.15 1.:.8 73.54 21.69 
t140.000 :. ,17 20.41 22.05 1 ,:.4 85.31 23.72 
6,200.000 :16 20.18. 22.58 1.20 75.96 20.86 
1;260.000 :..14 20.30 23.58 1 .09 80.62 27.65 
,.320.000 :.10 20.69 26.21 11,.08 89.21 28.70 
6380 0.130 .69 21 .26 27.50 1 .:.3 100.21 24.40 
F440.0-00 .12 21 .94 25.19 1 .3 84.813 24.08 
b500.000 :..14 22.87 23.96 ! ,:.8 78.60 21,55 
h560.090 .,15 23.57 23.02 1.212 81.63 20.07 
P.620.000 1,17 24.09 21 .97 1 ,:.7 78.86 22 .01 
t680.000 . 21 24.37 20.63 1 :.2 77.19 24.81 
6740.000,..-'3 24.75 19 .88 1 1Ps 80.88 212 . 2.9 
t)800.000 :..23 24.69 19.82 1 ,07 78.99 29.34 
t'860.000 1,23 24.62 19.80 1.,09 79.11 27.40 
;920.000 1.,24 24.50 19.38 1 :.3 72.55 24.54 
6980.000 ..25 24.02 19.13 11'.6 80.75 22.59 
.040.000 :25 2-.74 19.11 1 :.4 0.39 2-3.6 
100.000 ,25 23.58 119.08 1.27 81.00 L9.0. 
7160.000 .27 23.74 18.58 1 ,:.1 75.33 25.45 
7220.000 : .28 23.90 18.12 11,.0 76.78 26.22 
,280,09: 31 24.72 17.40 1...2 7 .88 24.98 
7340.000 .32 25.94 17.14 1. 2'3 77.47 19 .76 
7400.000 .36 27.25 16.31 l.:.4 73.73 23.74 
7460.000 ..42 28.88 15.16 1.:.9 78.86 21.37 
7520.000 .. 46 30.53 14.54 1.50 72.35 12.9.3 
7580.000 :..46 31.66 14.53 1.44 73.88 .14.95 
7640.000 :.46 33.05 14.62 1 .32 84.08 17.21 
7700.000 :.48 35.07 14.23 2A5 85.32 9.27 
760.000 :.,48 36.63 14.23 2.70 78.88 6.74 
820.000 :.. 5 ..31.2 14.74 2.62 80.92 - 6.98 
7. o . : .38 37.45 15.91 i.90 82.66 10.15 
7940.000 . 37.64 17.26 1 4 71.19- 16.32 
.:000.000 :.. 3.3 37.47 16.90 1 :.2 72.47 24 .9 
PEF PLPNE E,"T r'M INPUT= .00 TRAH= .00 OUTPUT= .00 
IIPAILI 1)= 4 
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ORIGINAL PAGE i" 
OF POOR QUALITY ­
I;PM4 g14001 ..:. '78 0., EP ,82 16.:.:.,23 
-hlITCH rI1T2%.::-' POC IODEL -E.TI F 
REFEPENCE LRf fOTEBO.8V 38.'-2 P4.3 
19,I1 N 411HA:222: 
FREG-MHZ V Illp LOCZ-fB PTN LO Vv 1P LOZO-lB P-4 LO'-
FORJFl PI FOPl.APfl FORIdPB PEVEFK E PEVEP:: E FEVERFE 
5090.0 8 0 .1-, 2-r .091 ,.-03 81 .94 3b.Za 
5860.000 . 1 23.35 25.99 1 .08 80.43 28.5" 
=120.000 .15 a3.00 23.30 1 .3 91 .81 24 .16 
5180.000 :.8.1? 22.96 22.28 1 :.5 75.03 2S.27 
5240.000 :..20 23.12 20.76 1.:. 83.77 26.75 
V.300 .000 .21 23 .54 20.61 1 0 6 75.57 30.26 
Ei360.000 :.21 24.01 20.52 1 :. 75.61 26.66 
5420.000 25 24.33 19.14 1,:.0 77.83 26.55 
!480.000 :..283 24.65 18.18 1 M7 77.96 29 .66 
5-540.000 ...28 24.71 18.08 1,06 70.59 30.25 
5600.000 
5660.000 
" .28 
.. 2? 
24.65 
24,43 
18.09 
17.83 
1,J3
i:.8 
77.09 
78.10 
38.0"3 
26.49 
5720.000 :. 31 24.10 17.43 1.23 73.37 ;19.58 
5780.000 ...33 23.59 17.07 1 ,,6 77.49 .18.3S7 
5840.000 :..31 22.93 1± .45 l.:.4 75.68 23 .82 
5900.000 :..29 22.29 17.94 10.8 76.74 28.37 
5960.000 -27 21.97 18.54 1 ,:.4 79.41 23.06 
6,020 .000 .26 21 .41 18.,? 1 .09 75.47 27 78 
a,080.00022 20.37 20.09 1 .:.7 74.42 21 .91 
b14O .0O . . 17 19?.60 22.34 1 .24 75.57 19 .50 
6200.000 :. ,I 19.08 25.45 1 .:.1 73.33 25.53 
F,260.000 :..07 19.00 29.69 1.,06 82.35 30.11 
Z320.000 : 03 19.2 36.17 1 ,.:. 2 91 .46 25 .16, 
.S...80.000 .. 03 19 .16 35.73 1 . 036 90.44 :3 .07 
E.440.000 :..O9 20.52 26.95 1.1.0 74.37 26.283 
F.,500.000 .13 21 .57 24.36 1 .:.3 78.84 24.18 
F.560.000 ..16 22.35 22.59 1.:.6 77.32252 
f%620.000 :.,19 22.83 21.34 1.21 85.64 20.43 
6680 .000 :..23 23.05 19.65 1,:.7 74.59 22.21 
b74 0 .000 :..24 2-3.81 19.55 1,"3 85.85 24.34 
80 0 .000 .2 23S,.34 19.94 1 .26 72.60 1.71 
b860.:OO : .21 22.31 20.27 1 .16 76.64 16.35 
b 9 2 O.OO .20 22.38 20.75 11,10 78.94 17.61 
r6980.000 >19 21.96 21.07 1 ,26 79.08 13.70 
7040.000 :20 21.70 21.01 1.2116 75.2t; 18.88 
7100.000 .21 21 .66 20.45 1 :.4 79- .23 23 . 76 
7160.000 .25 21 .82 18.96 1 ,29 72.75 17 83 
,220.000 ...30 22.64 17.60 1,41 79.05 15.39 
7280.000 :38 23.45 16.02 1-15 77.29 16 .59 
7340.000 :.42 24.58 15.19 1,47 73.52 14.48 
7400.000 : .48 25.80 14.30 1 ,42 76.97 15.14 
7460.000 ..55 27.18 13.2. 1 :7 79.62 22.22 
7520.000 :..61 29.02 12.64 1.40 72.29 15.61 
7580.000 :..62 30.69 12.54 1.29 71.96 17.97 
7640.880 60 32.88 12.71 1,55 81.94 13.29 
T700.000 :.,i 36.02 12.58 2.45 87.06 7.54 
7760.000 .. 62 37.83 12.47 2.92 75.31 6.19 
.- 820.000 :.-61 38.26 12.64 2.60 81.77 7.04 
7880.000 :54 38_05 13.50 1.12- 77.19 10:74 
7940.000 .47 37.36,, 14.47 1 .25 78.09 19.10 
:1000.000 :. 48 338.1a 14.30 1,09 86.4r6 27.63 
REF PLANE E:,T ( M): INPUT= .00 TRPH= .00 OUTPUT= .00 
HPpILr 1]= 4 
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URIGINAL PAGE UqOF POOR QUALITY 
(-PM4 014001 7-':.8-'78 0 3 EP 82 16:. 42
 
SWITCH MRTR:' POC MODEL -EETING
 
PEFERENCE Lt4f NOTEBOOK 366-2 P43 
19,1 H,P 222::41 
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NE T F E I,'J I HI 
I I I I I7 
ORIGINAL PAG I
 
iPM4 G14001 7'8.'78 l OF POOR QUALITY >3 TEP 82 16::.7:40 
hIdITCH MTP \ POC MODEL -E2TING
 
REFEREHCE LHr NOTEBOOK 38f-2 P43
 
192 mH NR223 ::41 
FREQ-MH2 IRIR LO:z-flB RTN LO.3.- ' IliJp L'.z3-fB R-H LO '32 
FOPWARD FORIdAP.f FORlIRfD REVER--ZE REVER. E REVERSE 
5000.000 ,88 20.95 28.60 1, 04 894. 70 33.51 
9060.000 :.8.09 29.39 27 .20 1 ,04 80.80 33 .37 
5120.000 .13 30.01 24 .36 1 . 6 77 74 31 .13 
-18b .080 .15 ' 23 .35 76 .55 26.0830.51 	 1 ,.0 
5240.000 .17 30.90 22.19 1 .6 83 .99 22.­
5300.000 . 17 31.32 21 .96 1 .5b73.38 
5360.000 .18 31 .58 21 .58 1 ,07 70.05 29.39 
.420.000 :..22 31.43 20.04 1 08 87.63 28.58 
5480.000 :.,25 31.42 19.12 1.:.5 80.36 23.02 
5540.000 .25 31 .07 19 .00 1 .:.3 75.71 24.15 
5600.000 .. 26 30.51 18.90 1 .05 74.53 31.62 
5660.000 .. 2? 29.87 18.42 1 ,07 83.43 28 87 
5720.000 :..29 29.04 17.95 1 .08 75.95 27.93 
5780.000 :.,30 28.03 17.60 1 ,03 75.50 36 01 
5840.000 :..29 26.90 17.88 1 ,18 75.70 27.87 
s900.000 :.- 25.78 18.24 129 7.6.52 18.06 
5960.000 :..26 24.63 18.64 1,48 81.21 14.24 
6020.000 26 23.45 18.84 1.44 80.70 14.82 
F%.80.000 23 22.48 19.82 1 .20- 80.60 20.85 
,140J.000 .18 21 .96 21 .76 1 :.8 81 .55 21 .79 
f.200.000 :..14 21.88 23.87 1.22 74.57 19.98
 
t;260.000 .10 22.09 26.4'8 1 .18 85.53 28.43
 
6320.000 Z06 30.32 90.83' 25.02
22.61 1..2 

6-80.000 01 .23.25 47.37 1...7 86.34 22.35
 
6440.000 ..05 
 24.06 32.09 1.:.6 79.16 22.76
 
ft500.000 :..08 25.2'8 27.80 1,20 79.53 20.78
 
E560.000 :..11 26.22 1.21 77.38 20..39
' 25.40 

6620.000 :..14 27.04 23.60 1 *:.4 7-. 14 231 .86 
P:.680.000 .18 27.58 21.85 1 .9 76.43 27.55 
67 4 0.000 ... 20 27.04 20.74 1.06 83.60 30.16 
F,800.000 ..21 26.70 20.57 1.08 72.92 28.48 
k860.000 :.,21 26.40 20.32 1:.1 80.10 25.51 
)920.000 :..23 25.78 19.68 1,:.6 75.07 22.63 
98. 000 .,25 25.45 19.17 1.2l 86.21 20.29 
.040.000 .. 2'5 25.24 18.97 1 ,.3 78.44 21.48 
.100.000 :..26 25.40 18.75 1,04 79.49 33.60 
7160.000 .29 25.98 18.04 11.4 68.92 23.86 
7220.000 :.,32 26.57 17.27 1.:.6 78.56 22.82 
7280.000 ,37 27.58 16.19 1.:.6 77.26 22.82 
7340.000 :.,40 -28.89 15.61 1 ,:9 73.80 17.85 
.400.000 ...44 30.00 14.83 1,:.9 81.97 21.10 
-'460.000 - . " 1_282.52 13.76 1 .3 92.75 19.77 
7520.000 :..57 32 .68 13.10 1 .60 70.98 12.74
 
75 13.001 .,53 - 33.75 . 12.93 1.451i 76.2 , 3f._8,
 
7640.000 :..57 35.09 13.83 1, 9 85.11 15.66
 
7700.000 :60 37.35 12.76 2.21 83.23 
 8.48
 
7760.000 .61 38.99 12.58 2.0? 73.66 6.32
 
. 20000 -" .60 39.97 12.70 -2,F4 -A =Z3.10 6-192
 
740 - 13.13 1 ,S6 ,,.ii 10.41
 
7940.u0 : ,47 - 41 .12 14.39 1 .31 "75.63 17.47
 
f.000.000 .49 41 .54 14.14 1 :.i 76.78 25.91 
REF 	PLPNE E:T '(.P I:IHPIJT= .00 TPRA= .00 OUTPUT= .00
 
P IL( I)= 4
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*ORIGINAL PAGE PSOF POOR QUALITY 
" PM"4 G14001 r..':.83.-?8 0 	 :.x3 --EP 82 16:'.7:O1 
CZhITCH MPTP::, POC MODEL -EETING
 
PEFEPENCE LH4l HOTEBOOK 30,-2 P43 
19,2 UH. A223 :41 
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ORIGINAL PAGE 08 
OF POOR QUALITY 
(-'PM4 C14001 7.- :.8.'78 0 .3 'EF 82 1 L; L 
'WITCH t-,ATR.':,' POC MODEL -E--TIHr 
PEFEPENCE LOD) HOTEBOOK. 38,-2 P43 
18 III ON H2A:224::4'.
 
FREO-MH2 
7)000 000 
.0E, .00 
V - lip 
FOPI'JAP 
.. a'2 
2 
LO ,.&-DB 
FOP.DJPPB 
22. 46 
PTI LO:-Z 
FOPIIAPB 
20.10 
VC- ItfP. 
PREVEF'--E 
1 .3 
1 , , 
L'J :--nn 
REVEP E 
78 .80 
92 .83 
P-H LO3Z 
REVERC E 
36.15 
28 .8, 
5120 .000 .14 20 .61 3.42 1 ,:.3 81 .91 24 .22 
-l. 8.000 :..10 20.07 26.85 1 ,.5 75.20 23.31 
5240.000 :..05 20.00 32.41 1 ,809 80.53 26.89 
9,7:00 .000 .02 19 .95 39.18 1 ,4)6 75 .57 30.25 
5360 .000 0 6 19.86 .0.68 1 1..0 75.08 -6.53 
420. 000 ,09 20 .17 2'7 .15 1 ,:0 81 10 26.47 
,4,0.000 %108 20.40 27.90 1.07C 72.14 29.53 
q540 .000 ..10 0.41 26.82 1,n7 74.78 30.0.3 
5600.000 .. 14 20.47 23.83 1 .03 73.50 36.68 
5660.000 :.110 20.24 26.11 1.:.0 78.56 26.68 
5720.000 . 6 19.30 31 .20 1 ,23 81 59 19.81 
5780.000 :,06 18.76 30.05 1.25 76.21 19.06 
9340.000 :.,05 18.57 . 27 1 :.3 80.89 24.11 
5900.880 .08 17.85 28.75 1 .07 83. 53 29.07 
5960.000 1,08 16.98 28.77 1,:.3 75.14 24.09 
'020.000 .,03 16.50 36. 86 1 ,u8 75 .04 28. 65 
S880S.OO0 .18 15.36 21 .49 1 ,'.8 77.94 21 .80 
614O.080 .23 14.47 19.64 1,24 73.57 19.54 
F,20.009 .12 14.64 25.24 i,:.I 82.45 26.00 
,260.000 : .07 14.53 29 .86 1 7 76.11 29.24 
F%320.000 :..12 14.00 24.95 1.:.2 78.57, 24.97 
K380.000 .03 14.16 37.311 ,P7 78.93 29 .30 
-440.000 .25 14.51 19 .12 1 1 72.79 25.57 
650 0 .000 .35 14.11 16.46 1,:.3 71.82 24.11 
6560.000 :.,21 13.832 20.58 1,:.6 T.7.27 22.57 
tbbd.600 :.,07 14.15 2896 1,20 82.50 20.72 
66 8 0.9oO :.119 14.13 21.18 1..5 84.79 22.89 
'740.000 :..13 14.39 24.22 1 ,:.1 77.70 25.50 
6800.000 .,26 14.92 18.84 1 ),25 72.55 19.19 
6860 .000 .35 14.58 16.47 1 . 4 70.71 16.76 
F920.000 ,.-3 13.83 19 .71 1 ,29 7-3.76 17 .99 
6.0.000 :..27 14.05 18.59 1 25 76.05 18.96 
7040.900 ..31 14.31 17.56 1 L25 73.21 19.03 
7100.000 .15 14.69 22.98 1 ,'.5 72.49 23.19 
7160.000 .26 16 .22 18.71 1 .2:1 73.24 17.56 
.220.000 1,37 17.99 16 .03 1 ,42 85.98 15.25 
7280.000 . 28 19.05 18.15 1 ."5 74.13 16.46 
7340.000 33 21 .00 16.93 1 47 70.70 14 .43 
T400.000 136 -2 .27 16.35 1 ,43 74. 31 15 .04 
7460.000 .31E 2.61 16 .42 1 .:.7 78 .36 22.08 
.520.000 .6.3 24.88 12 .33 1 77.7 "9 15="7 
7580.000 :..77 26.63 11.11 1.29 72.85 17.98 
T640.000 2,87 27.51 10.38 1,54 81.94 13.40 
.700.000 2 .86 32.48 6.33 2.44 87.78 7 .58 
7760.00Q0, 
-78213.00f 
.860.000 
4.11 
4 .08 
- 78 
8.19 
35.10 
30.30 
4.31. 
4.35 
6. 55'4 
2.92 
2 A1 
,. 
75.46 
77.82 
87.40 
6.21 
7.02 
10 66 
7940.000 -74 29.30 11.35 I 6 73.12 1:?.. 93 
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t PM4 G14001 7 "'7, 0_ :.3 CEP 82 16:27=:31 
-nITCH MPT2 ::: P8C MODEL -E:TING
 
PEFEPENCE Lill NOTEBOOK 386,-2 P43
 
5,1 W U NA 225,: :4:. 
FPEO-MH l LVPO-flB- RTN LOZ- VYC AR, LOSS-nB P-m LO: " 
FOPIJARD FOP1-RPfD FOPFIdPD PEVEFmZE REVEP:E PEVEP E 
:!0 0o ng30 .0.05 18.75 1,04 82.50 3 . 
5060 .000 25 29 62 18.99 1 8 79.89" "8.2-' 
-l120.000 
5180.000 
:.,19 
... 16 
29. 44 
29.68 
21 .08 
22.51 
1 ,.4 
1 .5 
80.60 
81.61 
23 .95 
2:3.1 
5240.000 :..15 -29.81 23.'06 1.1.0 83.53 26.86 
5300J.090 :..14 39.88 2.3.48 1 1L06 75.05 30.09 
5360.000 :..13 30.02 24.37 i:.o 74.17 26.41 
7420.000 .,10 29.98 26.73 111.0 94.07 26.57 
,-3 .000 .0 z 9.69 28.69 1 7 81.77 29.8 
5540.000 ,09 29.19 27.56 1 .,06 74.31 30.31 
5600.000 :..11 28.37 25.48 1 .02 73.82 39.14 
5660.000 17 27.89 22.0 :.i0 77.27 26.19 
5720.000 :.,21 27.83 20.52 1.24 79.91 19.46 
570.000 t.24 27.30 19.55 1.26 74.99 18.81 
5840.000 :..24 25.80 19.50 1 .:.4 87.62 22,88 
'00 .000 :..20 23.79 20..6 i.,8 85.87 28.17 
.960.000 ..15 22.40 22.36 .:"4 73.28 23.58 
6020.000 : .12 20. 91 25.27 1 ,.08 76.36 27.79 
f;.080.000 :..07 19.53 29.91 1.:.? 71.57 21.42 
t,;140.000 :..0" .18.20 29.54 1.2&5 74.55 19.14 
P.200 .00 .15 16 .80 23.04 1 .:.2 71.82 25.04 
.26b .000 : .22 16. 21 20.14 1 ,08 86.46 28 .70 
(:320 .00u:. .24 15.57 193.32 1 ,..3 79.08 24.55 
r,.380.000 .25 14 .59 19.16 1 ,C6 8.3.36 30.0? 
6440 .000 12.3 13 .73 19.88 1,'- 9 80.28 27.68 
t;500.000 :..18 13.01 21.46 1,:.0 72.18 26.11 
6-560O 00 .11 12.48 25.91 1,.:.4 80.44 23.76 
6620.000 .05 12.48 33.04 1 1:.8- 77.94 21.45 
E680.000 :..10 12.78 26.06 1 ..5 73.47 23.31 
'740. 000 1.19 13.43 21.10 1,.13 81.28 24.16 
638 0 .000 127 4 .6:8 18.48 11 2"8 72.61 18.311 
f,860.000 .. 33 16.50 16.92, 1 ,7 74.04 16.12, 
6920.000 .. 36 18.48 16.25 1,.1 01.51 17.34 
6980 .000 .35 1.9 .09 16.53 1 .2 75.89 13.40 
7040 000 -.2T4 19 .78 17.04 1.2L7 S 0.01 18 .64 
;10 0000721 19.78 20.48 1 :.5 74.31 23.12 
7160.0,00 1.,12 20.30 25.26 i,.8 76.46 17.80 
7220.000 -14 2L.66 23.5"3 1.41 80.27 19.40 
T230.000 1.26 24.20 13.76 1 .15 76.82 165.6 2 
,340.000 :4-4 27.31 14.97 1,46 74.32 14 .56 
7400.000 . 64 3 ,11 12.34' 1 ,42 78.09 15.14 
7460.000 .. 84 34.84 10.56 1 .T 84.69 22.32 
7520.000 :..99 40. 00 9.58 1 ,.!9 72 .83 15.74 
T580.000 2.08 44.97 9.12 1,28 83.11 "18.10 
7640.000 2.10 43.80. 8.98 1 .5'5 78.20 13.38 
7700.000 ,.11 53.7.3 8.95 2.44 78.48 7.57 
.760.000 ,03 59.48 9.35 2,91 71.96 6.22 
7820.000 . 90 55.77 10-.19 2i60 86.02 7.05 
7.80.000 ... 69 52.39 11.82 1 .,2 100.5 5 10.7" 
7940.000 . .50 51.47 13.93 1 ,25 76.35 19.05 
.:000.000 4,41 50.85 15.47 1,L18 73.97 27.84 
F!EF pLnIE EXT ":M3 : INPUT= .00 TPPN= .00 OUTPUT= .00 
NPRILI. 1 = 4 
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OF POOR QUALITY
 
rPM4 G14001 7.':38., 0 .. -EP 16 111 3 82 ,. 
VI"IITIH MPTR:: PJC MODEL -E'TIHG 
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5,5 W11Oil 1RC2267:4:. 
FREO-MH. V 13P LO2':-DB RTH OiZ :-2 V. I'I1F? L C.-.-BB R-H L8'3 
FOPIUPRB FORIJRDl FORIdlA- PEYEF.C E REVER.-E REVER. E 
15010.000 -27 29.55 18.58 1.:.1 92.36 25.76 
5060.000 :..25 28.63 18.94 1 >. 91.81 26.72 
5120.000 .19 27.8, 21 .10 1,". 78.83 36. 
51180.000 .17 a7.83 2'2.35 1 0 76.26 26 .32 
9240.000 :..16 28.47 22.86 1 :.1 90.-90 2594 
:...00015 29.22 23.29- 1:0 7--.65 2 6 6.0 
33G.0.0 0 :.. 13 29.99 24.36 1 :.1 7,U.78 25.74 
9420-,.00 :10 30 .42 26 .82 1 1-3 91 .95 24 .19 
'480.000 .07 30.22 28.96 11:. 81.95 23.13 
9)540.000 .09 .29.70 27 .63 1 :.6 71 .51 22.81 
11 25.49 
0.C0 17 29.32 21.92 1 .8 74.20 21 .74 
9720.000 .21 29.09 20.28 1 .20 76.05 20.92 
'9780.000,24 28.61 19.35 1,20 73.13 20.80 
7840.000 ,.4 27.27 19.24 1..9 76.73 21 .2
 
"900.000 : 24.75 20.80 1.:.7 84.28 2*2.03 
5-60.0 .15 22.83 22.92 1.5 80.78 23.27
 
02i :l8_ 20.95 1 *:. 73.75 26.52
 
6.000 29.29 1 :.6 71 .36 22.'43 
.12 25.17 

t.0308.000 , 18.79 29 .87 I .MA 75.90 1 .02 
v140.000 .."07 16.89 29.59 1 .6 74.22 312.75 
r-.200.000 :. .15 15.50 23 .0 1 ,:.2 75.04 24.94 
f,260.000 .,22 14.64 20.10 1,:.9 84.27 21.44 
,"20.000 ..24 14.27 19.31 1 .4 78.83 19.38 
.380 .00 C .25 1 3.93 19.16 1 126 82.07 18 .65 
P;440.000 ,23 13.45 19.80 1 ,26 83.6 18.87 
}5 00.000 L .19 13.26 21.30 1 .24 76.39 19.50 
6560.000 .. 11 13.00 25.58 1..9 77.84 21.19 
6620.000 :..05 12.82 32.77 1.:.3 84.99 24.17 
r,680.000 .11 13.04 25 .94 1 .16 76 .91 30.13 
67 4 0 
. 000 .19 13.81 21 .06 1 .02 79 .2 38.24 
';800 0 15. 05 1 ,u7 73.32 2 9.60-.27 18.51 _ 
'.860 .00 0 ,33 16.85 16 .92 1 ,3 7-4 .07 24.60 
r'q2 .000 ,37, 18.62 16.19 1 7 78 .39 21 .90 
,;?8 .00 0,-.36 20.31 16.38 1.21 90.67 20.59 
7040.000 :.,30 21.67 1.7.3 1.,2 77.58 2.21 
7100.100 1.21 22.48 20.47 1.. 7-3.98 21.32 
160.00 . 11 23.13 25 .36 I ...3 70.51 24.01 
7220.100 ..114 24.68 23.59 1,08 80.32 28.22 
7280.000 .,26 26.13 18.75 1108 78.66 28.52 
7-340 .000 .. 44 28.84 14 .91 1 ,'.16 72 .89 22.51 
1'400.000 >..65 32.44 12.25 1.,26 80.29 13.65 
7460.000 .85 36.81 10.48 1 -17 85.82 16.09 
7520.000 .0 41.97 9.54 1.47 75.7 14.4.3 
7580.000 2.09 47.53 9.07 1 ,55 74.32 13.37 
7640.000 .12 8.91 7.7 a i"--.53.48 1 ,57 I 
7700.000 2.12 56.93 8.89 1.56 77.12 13.18 
7760.000 2.04 59.72 9.30 1,54 74.89 13.46 
-7820.000 :.,90 58.9,A 10 .16 1 .48 82 .09 14.33 
7880.000 : .9" "56.41" 11 .82 1 .18 79. 28 15.86 
7940.000 :.51 54.90 13.91 1 .0 73.02 17.63 
. ... 41 52.65 15.38 1 ...5 72. 40 19.01 
F:EF PLPHE ENT :C N INPUT= .00 TRi4= .00 OUTPUT= .00 
IPAIL( 1j= 4 
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.15 1 3 .4 ? 2, .-111. 	 T402 
.10 13 .81 26.56 1 :0 83..45 
:..0t -15.34 31.22 1 '.1 91.72 
...03 17.67 37.69 1,:.0 76.10 
:. 05 21' 17 31 .61 1 ,:.1 77.59 
:.09 21.07 27.17 1,:.3 87.11 
,09 21 .34 27.66 1 5 74.95 
.10 21 .43 26.81 1 6 72.14 

L.14 21.13 23.76 1 :6 70.77 

-11 20.75 25.47 1.8 83.44 

:.06 20;49 30.24 1.20 75.57 
.06 20.19 "31.39. 1 :"0 77.55 

.04 19.02 334.67 1 :.9 73.96 

..06 17.51 30.20 1 :.7 79.33 

L106 15.34 30.62 1 .:5 73.91 
.04 13.72 33.20 1 :.0 80.3 
.20 12.01 20.83 1 106 77.1 1 
L.24 9.99 19.41 1 A6 76.46 

.. 11 7.53 25.44 1:.2 83.96 

.. 08 6.30 7.92 1.,9 78.94 

:..14 5.53 2.3.43 1.24 79.04 

.03 5.01 35.37 1 ,2.6 95.84 

:.,24 5.47 19.30 1 .26 81.23 
.37 6. 3 16.17 1 .24 76.5. 
123 6.95 19 .78 1 ,:.9 79.03 
:06 7.:1 31.03 1.:.3 84.17. 

: 117 8.84 22.35 1 1,W6 77.6? 
.. 11 9.73 25 . 90- 1 I02 82.20 
.23 11.02 19 .72 1,97 72.36 
32 13.23 17.19 1 .3 74.16 
.20 14.85 20.90 1 1.8 77.25 
124 16.62 19.32 1 .I 80. 29 
:..27 13.6?f 18.37 1.42 30.03 
:.14 18.88 23.62 1 '.9 73.98 
t .30 19 .90 17 .80 1 .:.4 70 .32 

:.,40 21.64 15.43 1 .08 78.33 

2.00 17.14 1 .08 84.54 
.38 25.20 15.92 1 :.6 73.79 
. ,41 28.73 15.31 1.26 83.62. 
.. 39 33.06 15.75 1.37 79.44 

.64 38 29 12.31 1 47 71 .09 

:..77 43.82 11.09 1.55 80.08 

.,85 49.27 10.52 1.57 77.02 

2.83 54.28 6.42 1.57 86.92 

4,13 61.11 4.29 1.54 71.49 

4.18 	 58.34 4.23 1.48 80.86 
189 53 .37 6.27 1 .8," 0,3.... 

83 50.2 10.69 1 -flO 76.90 
:. ,7 50.49 16.09 1 .25 77.35 
q 5 1
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SPACE Headquarters: Valley Forge, PA' OHuntsville, AL CLanham, MD 
SYSTEMS / lHouston, TX OSunnyvale, CA OBeltsville, MD 
DIVISION / lPalmdale, CA OBedford, MA ElWashington, D.C. Area 
